Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
T
TDC core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
TDC core
Commits
c9d9b7d6
Commit
c9d9b7d6
authored
Dec 03, 2011
by
Sebastien Bourdeauducq
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Only terminate 1st channel + increase test clock frequency
parent
4ba3b631
Show whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
4 additions
and
28 deletions
+4
-28
system.v
demo/boards/spec/rtl/system.v
+4
-26
common.ucf
demo/boards/spec/synthesis/common.ucf
+0
-2
No files found.
demo/boards/spec/rtl/system.v
View file @
c9d9b7d6
...
...
@@ -18,8 +18,6 @@
`include
"setup.v"
`define
USE_FMC_DIO
module
system
(
input
clkin_p
,
input
clkin_n
,
...
...
@@ -43,8 +41,7 @@ module system(
output
[
1
:
0
]
tdc_signal_oe_n
,
output
[
1
:
0
]
tdc_signal_term_en
,
input
[
1
:
0
]
tdc_signal_p
,
input
[
1
:
0
]
tdc_signal_n
,
inout
dummy
// unconnected FPGA pad
input
[
1
:
0
]
tdc_signal_n
)
;
//------------------------------------------------------------------
...
...
@@ -516,10 +513,10 @@ tdc_ringosc #(
.
en_i
(
~
sys_rst
)
,
.
clk_o
(
cal_clk16x
)
)
;
reg
[
22
:
0
]
cal_clkdiv
;
reg
[
18
:
0
]
cal_clkdiv
;
always
@
(
posedge
cal_clk16x
)
cal_clkdiv
<=
cal_clkdiv
+
4'd1
;
assign
cal_clk
=
cal_clkdiv
[
3
]
;
assign
test_clk
=
cal_clkdiv
[
22
]
;
assign
test_clk
=
cal_clkdiv
[
18
]
;
assign
tdc_calib
=
{
2
{
cal_clk
}};
...
...
@@ -536,33 +533,14 @@ assign tdc_signal_term_en[0] = 1'b1;
IBUFDS
ibuf_tdc_signal0
(
.
I
(
tdc_signal_p
[
0
])
,
.
IB
(
tdc_signal_n
[
0
])
,
`ifdef
USE_FMC_DIO
.
O
(
tdc_signal
[
0
])
`else
.
O
()
`endif
)
;
assign
tdc_signal_oe_n
[
1
]
=
1'b1
;
assign
tdc_signal_term_en
[
1
]
=
1'b
1
;
assign
tdc_signal_term_en
[
1
]
=
1'b
0
;
IBUFDS
ibuf_tdc_signal1
(
.
I
(
tdc_signal_p
[
1
])
,
.
IB
(
tdc_signal_n
[
1
])
,
`ifdef
USE_FMC_DIO
.
O
(
tdc_signal
[
1
])
`else
.
O
()
`endif
)
;
`ifndef
USE_FMC_DIO
wire
test_clk_delayed
;
IOBUF
d
(
.
T
(
1'b0
)
,
.
I
(
test_clk
)
,
.
O
(
test_clk_delayed
)
,
.
IO
(
dummy
)
)
;
assign
tdc_signal
=
{
test_clk
,
test_clk_delayed
};
`endif
endmodule
demo/boards/spec/synthesis/common.ucf
View file @
c9d9b7d6
...
...
@@ -28,8 +28,6 @@ NET "test_clk_oe_n" LOC = V17 | IOSTANDARD = "LVCMOS25";
NET "test_clk_p" LOC = W17 | IOSTANDARD = "LVDS_25";
NET "test_clk_n" LOC = Y18 | IOSTANDARD = "LVDS_25";
NET "dummy" LOC = AA10 | IOSTANDARD = "LVCMOS25";
NET "tdc_signal_oe_n[0]" LOC = Y14 | IOSTANDARD = "LVCMOS25";
NET "tdc_signal_term_en[0]" LOC = AB5 | IOSTANDARD = "LVCMOS25";
NET "tdc_signal_p[0]" LOC = R11 | IOSTANDARD = "LVDS_25";
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment