Project description
The TDC core is a high precision (sub-nanosecond) time to digital conversion core for Xilinx Spartan-6 FPGAs.
Specifications
- Based on a calibrated delay line
- Delay line implemented with carry chain (CARRY4) primitives
- Expected precision: 50-100ps