

TimIQ–CPU

Project

Beamlines synchronization system
Laser IQ modulator

TimIQ – CPU and FPGA board

Schematics

Page 01 : Cover page
Page 02 : Top sheet
Page 03 : TTL input
Page 04 : TTL outputs
Page 05 : FPGA
Page 06 : FPGA configuration
Page 07 : BeagleBone connectors
Page 08 : Digital interface
Page 09 : Ethernet PHY interface
Page 10 : Reset
Page 11 : Power supplies

Description

This is the CPU board of the IQ modulator project.
It contains the CPU interface and the FPGA to control the RF board.

Revision

Rev 0.1 – Jun 20, 2016 : Prototype
Rev 1.0 – September 20, 2016 :
* P. 11 : changed fixation size from 2.8 mm to 3.1 mm
Rev 1.1 – April 19, 2017
* P. 5 : added comment for additional wire connection between BBB and the FPGA

Copyright 2015–2017
Synchrotron SOLEIL / MAX IV

Released under :
CERN OPEN HARDWARE LICENCE
as published on <http://www.ohwr.org/>



Designed by	Jean–Paul Ricaud	June 20, 2016
Checked by		
Approved by		

Sheet: TOP



File: top.sch


Jean–Paul Ricaud
TimIQ
–
Cover Sheet


Sheet: /
File: TimIQ–CPU_sch.sch


Title: TimIQ–CPU

Size: A3 Date: 2017–04–20
KiCad E.D.A. eeschema 4.0.2–stable


Rev: 1.1
Id: 1/11









Extension header



For SOLEIL:
* connect pin EXT_S0 (J6-1) to BeagleBone pin GPIO3_19 (P2_B-27)




100MHz oscillator




Close to the FPGA


Front panel




Configuration switch




Jean-Paul Ricaud TimIQ		
FPGA I/Os		
Sheet: /TOP/Spartan6 FPGA/ File: fpga.sch		
Title: TimIQ-CPU		
Size: A3	Date: 2017-04-20	Rev: 1.1
KiCad E.D.A. eeschema 4.0.2-stable		
Id: 5/11		






1	2	3	4	5	6	7	8
---	---	---	---	---	---	---	---



```
BeagleBone reset
```



Jean-Paul Ricaud
TimIQ

Reset & power monitor

Sheet: /TOP/Reset/
File: reset.sch



Title: TimIQ-CPU

Size: A3	Date: 2017-04-20	Rev: 1.1
----------	------------------	----------

KiCad E.D.A. eeschema 4.0.2-stable	Id: 10/11
------------------------------------	-----------

Rev: 1.1

Id: 10/11



Jean-Paul Ricaud	
TimIQ	
PSU	
Sheet: /TOP/PSU/ File: PSU.sch	
Title: <i>TimIQ-CPU</i>	
Size: A3	Date: 2017-04-20
KiCad E.D.A.	eeschema 4.0.2-stable
	Rev: 1.1 Id: 11/11