

SHEET	TITLE
1	TITLE PAGE
2	Block diagram
3	Power Tree
4	POWER DC-DC
5	POWER LDOs, FPGA BYPASS
6	FPGA configuration
7	FPGA user interface
8	WR clocking, system CLOCKS
9	PCIe, SFP
10	IO power and IO FPGA
11	IO blocks 1-4
12	IO block 5
13	IPMI MMC
14	AMC BACKPLANE PLUG
15	Backplane buffers - MTCA.4 TCLK A-D, Libera B triggers
16	Backplane buffers - MTCA.4 PORTs 17-20
17	Backplane buffers - MTCA.4 PORTs 12-15

FAIR Timing Receiver AMC form factor - CSL_FTRN_AMC


Single width, mid-height

Value	Capatitors used
12p	0402, 50V, C0G, 1%
22p	0402, 50V, C0G, 1%
10n	0402, 25V, X7R, 10%
100n	0402, 25V, X7R, 10%
1u	0603, 16V, X7R, 10%
2.2u	1210, 100V, X7R, 10%
10u	1210, 25V, X7R, 10%
22u	1210, 10V, X7R, 10%
100u	1210, 10V, X5R, 20%

All resistors are SMD 0402, 63mW, 1% except where marked differently.


Components marked DNP (Do Not Place) are foreseen for testing purposes and should NOT be placed.

DATE	REVISION DESCRIPTION	DRAWN	REV
01.09.2014	Initial version	dslavinec	A
19.09.2014	Flattened IO blocks	dslavinec	A
02.12.2014	Updates after QA review	dslavinec	A
16.04.2015	Added ADC clock generation and trigger signals to backplane, moved LVTTL_CLK, nRES and FPGA_RES to different FPGA pins	dslavinec	A
23.07.2015	removed ADC clocking page, only one set of triggers to backplane kept, incorporated changes from PMC (LED driving), added power mux for MMC	dslavinec	A
17.08.2015	added sheet 15 with MTCA.4 triggers and clocks to/from backplane	dslavinec	A
01.10.2015	MTCA.4 out clocks not connected to clk outputs, backplane buffers enable signals connected only to FPGA	dslavinec	A
27.11.2015	MTCA.4 connections to backplane finished, MMC PGOOD modified, relevant updates from PMC, MMC reset modified	dslavinec	A
09.12.2015	MTCA.4 HSS connections (backplane ports 12-15) moved from FPGA GXB banks to LVDS IOs	dslavinec	A
16.12.2015	libera triggers, MTCA.4 tolk and mlvdios moved to top FPGA banks	dslavinec	A
16.06.2016	LTM4620 replaced with LTM4619, FPGA core voltage increased to 1.15V, different TCLK buffers, larger LED resistors, replaced IO TVS	dslavinec	A
26.07.2017	one LTM4619 reverted back to LTM4620, added resistors for LTM mode configuration, modified JTAG chain connections, added JTAG switch indicator, WR/STATUS LEDs replaced with 90deg, WR and OSC clk lines back to AC-coupling	dslavinec	A



DRAWN	Dušan Slavinec		01.09.2014
CHECKED	-		
APPROVED	-		
	Title		
	Size	Type	REV.
	A3	SE	A
	DWG.NO. CSL_FTRN_AMC		
	SHEET		1 OF 17

Block Diagram - FTRN, MMC




Title Block Diagram - FTRN, MMC

Size	Type	REV.
A3	SE	A

DWG.NO. **CSL_FTRN_AMC**



SHEET
2 OF 17

Power tree block scheme




	Title					Power tree block scheme		
	Size	Type	CSL_FTRN_AMC				REV.	
	A3	SE	DWG.NO.				A	
							SHEET	
						3 OF 17		


Power entry and main DCDC power regulators



LTM4619 input Voltage Range: 4.5V to 26.5V



LTM4620 input Voltage Range: 4.5V to 26.5V



PGOOD_1V15C >>> PGOOD_1V15C (13)
PGOOD_2V5 >>> PGOOD_2V5 (13)
PGOOD_1V15_3V3 >>> PGOOD_1V15_3V3 (13)

PGOOD indicators to MMC


Take V1.15C sense connection at FPGA!

- (1) - place capacitors on the regulator outputs
- (2) - place capacitors away from the regulator outputs
- (3) - solder jumper, to test power regulator outputs before powering FPGA and current measurement
- (4) - None or only one resistor is placed to select converter mode (pulse-skipping, burst, continuous)


Title Power entry and main DCDC power regulators				REV. A
Size A3	Type SE	DWG.NO. CSL_FTRN_AMC		SHEET 4 OF 17

FPGA decoupling, LDO regulators, power indicators


LOG1R



LOG1P

















LOG1Q



IMPORTANT! (LOG1Q)
In the PCB layout, the traces from FPGA pins D26 and AE1 to the R11 and R12 resistors need to be routed so that they avoid any aggressor signals. R11 and R12 must be 1% or better!

IMPORTANT!
Separate VCC and VCCP planes into two different power layers on the PCB!



(1) - 0R solder connection, to test regulator outputs before connecting to load

Title				FPGA decoupling, LDO regulators, power indicators	
Size	Type	SE	SE	SE	SE
A3	SE	SE	SE	SE	SE
DWG.NO.				CSL_FTRN_AMC	
REV.				A	
SHEET				5 OF 17	

FPGA and CPLD JTAG, FPGA gateway FLASH, User Flash


JTAG signals flow :

C (USB connector) > R (resistor) > B (buffer) > P (PROG - CPLD) > F (FPGA) > B > C

or
BPL (backplane) > BB (backplane buffer) > BS (backplane JTAG switch) > R (resistor) > P (PROG - CPLD) > F (FPGA) > R > BS > BB > BPL

JTAG connector
(on the front panel if possible)


JTAGCON1



Straight-through
Routing

FPGA/CPLD JTAG master select (DIP1, p14):
DIP1 = HI, FPGA/CPLD JTAG from backplane
DIP1 = LO, FPGA/CPLD JTAG from front panel connector


Parallel to USB connector JTAG signals
are JTAG signals from JSW1 switch
(JTAG from backplane)



ROOM: FPGA_CPLD_JTAG_INPUT

JTAG buffer and protection



DRV1



JTAG signal pull-ups



LOG10




FPGA status
to MMC


CONF_DONE >> CONF_DONE (13)

(7) ROM_DATA >> ROM_DATA 1-wire

ROM1




ROM2



ROOM: MEMORY


PROG1C




XC2C64A-7CPG56C

ROOM: PROG_CPLD


XOF1




PROG1A




PROG1B



RST1 to PROG1C (pin C3)



RST2 to LOG1D (pin AC7)



Title FPGA and CPLD JTAG, FPGA gateway
FLASH, User Flash


Size A3 Type SE DWG.NO. CSL_FTRN_AMC

SHEET


6 OF 17

User interface - USB, Display, push buttons, HEX switch, LEDs


DISPLAY LCD LED driver, connector




LOG1C



FPGA Push Button and HEX switch




CPLD Push Button and HEX switch




PROG status LEDs (on board)




WR / FTRN STATUS LEDs (on front panel from FPGA)




USER LEDs (on board from FPGA)




USB bridge - USB 2.0




USB1A




USB1B



LOG1D




LOG1G







Title				User interface - USB, Display, push buttons, HEX switch, LEDs	REV A
Size A3	Type SE	DWG.NO. CSL_FTRN_AMC			
				SHEET	







Clocking: White Rabbit DAC, oscillators, PLL ; System clocks and clock crosspoint switch



(7) WR_nDAC_CS1 >> WR_nDAC_CS1
(7) WR_nDAC_CS2 >> WR_nDAC_CS2
(7) WR_DAC_DIN >> WR_DAC_DIN
(7) WR_DAC_SCLK >> WR_DAC_SCLK





IMPORTANT!
Hi speed Gigabit lines
100R differential



MMC or AUX power enables triggers to backplane
but FPGA/SW can give veto.




	Title Fiber SFP, PCIe <> FPGA connections			
	Size A3	Type SE	DWG.NO. CSL_FTRN_AMC	REV. A
				SHEET 9 OF 17

IO block power supply, FPGA <-> IO block connections



(1) - 0R solder connection, to test regulator outputs before connecting to load

	Title					IO block power supply, FPGA <> IO block connections	
	Size	Type	CSL_FTRN_AMC			REV.	
A3	SE	DWG.NO.				A	
					SHEET		
					10 OF 17		



LVTTL IO data inputs
LVDS, up to 200MHz

LVTTL IO data outputs
LVDS, up to 200MHz

- bank 7D
+ can swap RX group pairs
+ can swap TX group pairs

- bank 7C
+ can swap RX group pairs
+ can swap TX group pairs





LVTTL IO control signals

- bank 7A
+ keep CRC_ERROR
+ keep PCIe_RST
+ can swap others

- bank 3D
+ keep HSS_TX_x on TX half,
or move to bank 3A
+ can swap others


- bank 3A
+ keep CLK_20M_VCXO
+ can move hss_rx_1,
hss_rx_2
to bank 3A









LVTTTL IO blocks 1-3



Title				LVTTTL IO blocks 1-3	
Size	Type	CSL_FTRN_AMC			REV.
A3	SE	DWG.NO.			A
					SHEET
					11 OF 17

LVTTTL IO blocks 4-5, IO CLOCK input















Title		MMC, IPMI	
Size	Type	CSL_FTRN_AMC	REV
A3	SE		A
DWG.NO.		SHEET	
		13 OF 17	

AMC backplane plug

JTAG signals length from the AMCPLG1 connector to the JDRVx buffers is 100mm MAX!!!



JTAG swithc for routing Backplane JTAG to MMC or CPLD/FPGA. Monitored by MMC.




Title				AMC backplane plug	
Size	Type	DWG.NO.			REV.
A3	SE	CSL_FTRN_AMC			A
					SHEET 14 OF 17


Backplane buffers - MTCA.4 TCLK A-D, Libera B triggers

<< FPGA - Backplane >>


<< FPGA - Backplane >>



FPGA LVDS IOs



MTCA.4 LVDS CLOCKS (TCLK A-D)




Title Backplane buffers - MTCA.4 TCLK A-D, Libera B triggers			
Size A3	Type SE	DWG.NO.	REV. A
CSL_FTRN_AMC			
SHEET 15 OF 17			


Backplane buffers - MTCA.4 PORT 17-20 (M-LVDS triggers, clocks, gates)





<< FPGA - Backplane >>



MTCA.4 M-LVDS TRIGGERS, GATES (PORT 17-20)



/RE and FSEN pins have internal pull-UP resistors.
DE and /PDN pin has internal pull-DOWN resistors.




Title				Backplane buffers - MTCA.4 PORT 17-20 (M-LVDS triggers, clocks, gates)	
Size	A3	Type	SE	DWG.NO.	CSL_FTRN_AMC
REV.	A				
SHEET					16 OF 17


Backplane buffers - MTCA.4 PORT 12-15 (High Speed Serial)

IMPORTANT!
Hi speed Gigabit lines
100R differential

<< FPGA - Backplane >>



PE - Transmit Pre-Emphasis select pin. There is a 20k pulldown resistor on this pin
EQ - Receive Equalization select pin. There is a 20k pulldown resistor on this pin.
SEL0, SEL1 - Switch configuration pins. There is a 20k pulldown resistor on this pin.



MTCA.4 backplane PORTS 12-15,

Title Backplane buffers - MTCA.4 PORT 12-15 (High Speed Serial)			
Size A3	Type SE	DWG.NO. CSL_FTRN_AMC	REV. A
			SHEET 17 OF 17