

SHEET	TITLE
1	TITLE PAGE
2	Block diagram
3	Power Tree
4	POWER DC-DC
5	POWER LDOs, FPGA BYPASS
6	FPGA configuration
7	FPGA user interface
8	WR clocking, system CLOCKS
9	PCIe, SFP
10	IO power and IO FPGA
11	IO blocks 1-4
12	IO block 5
13	IPMI MMC
14	AMC BACKPLANE PLUG
15	Backplane buffers - MTCA.4 TCLK A-D, Libera B triggers
16	Backplane buffers - MTCA.4 PORTs 17-20
17	Backplane buffers - MTCA.4 PORTs 12-15

DATE	REVISION DESCRIPTION	DRAWN	REV
01.09.2014	Initial version	dslavinec	A
19.09.2014	Flattened IO blocks	dslavinec	A
02.12.2014	Updates after QA review	dslavinec	A
16.04.2015	Added ADC clock generation and trigger signals to backplane, moved LVTTL_CLK, nRES and FPGA_RES to different FPGA pins	dslavinec	A
23.07.2015	removed ADC clocking page, only one set of triggers to backplane kept, incorporated changes from PMC (LED driving), added power mux for MMC	dslavinec	A
17.08.2015	added sheet 15 with MTCA.4 triggers and clocks to/from backplane	dslavinec	A
01.10.2015	MTCA.4 out clocks not connected to clk outputs, backplane buffers enable signals connected only to FPGA	dslavinec	A
27.11.2015	MTCA.4 connections to backplane finished, MMC PGOOD modified, relevant updates from PMC, MMC reset modified	dslavinec	A
09.12.2015	MTCA.4 HSS connections (backplane ports 12-15) moved from FPGA GXB banks to LVDS IOs	dslavinec	A
16.12.2015	libera triggers, MTCA.4 tclk and mlvdios moved to top FPGA banks	dslavinec	A
16.06.2016	LTM4620 replaced with LTM4619, FPGA core voltage increased to 1.15V, different TCLK buffers, larger LED resistors, replaced IO TVS	dslavinec	A


## FAIR Timing Receiver AMC form factor - CSL\_FTRN\_AMC

### Single width, mid-height

Value	Capatitors used
12p	0402, 50V, C0G, 1%
22p	0402, 50V, C0G, 1%
10n	0402, 25V, X7R, 10%
100n	0402, 25V, X7R, 10%
1u	0603, 16V, X7R, 10%
2.2u	1210, 100V, X7R, 10%
10u	1210, 25V, X7R, 10%
22u	1210, 10V, X7R, 10%
100u	1210, 10V, X5R, 20%


All resistors are SMD 0402, 63mW, 1% except where marked differently.

Components marked DNP (Do Not Place) are foreseen for testing purposes and should NOT be placed.



DRAWN	Dušan Slavinec			01.09.2014
CHECKED	-			
APPROVED	-			
		Title		
		Size A3	Type SE	REV. A
		DWG.NO. CSL_FTRN_AMC		SHEET 1 OF 17

# Block Diagram - FTRN, MMC




Title Block Diagram - FTRN, MMC

Size A3 Type SE DWG.NO. **CSL\_FTRN\_AMC** REV. A

SHEET 2 OF 17

# Power tree block scheme





Power entry and main DCDC power regulators

AUXPOW1

12V AUX power is used ONLY when board is NOT in then AMC host!


FET1

IDIODE1

FET2

IDIODE2

AMC 12V pins are used as main current source when in the AMC host





ROOM: AUX\_MP

ROOM: POWER\_ENTRY

LTM4619 input Voltage Range: 4.5V to 26.5V


LTM4619 input Voltage Range: 4.5V to 26.5V



- (2) - place capacitors away from the regulator outputs
- (3) - 0R solder jumper, to test power regulator outputs before powering FPGA



Title Power entry and main DCDC power regulators			
Size A3	Type SE	DWG.NO.	REV. A
CSL_FTRN_AMC			SHEET 4 OF 17

# FPGA decoupling, LDO regulators, power indicators



**IMPORTANT! (LOG1Q)**  
In the PCB layout, the traces from FPGA pins D26 and AE1 to the R11 and R12 resistors need to be routed so that they avoid any aggressor signals. R11 and R12 must be 1% or better!

**IMPORTANT!**  
Separate VCC and VCCP planes into two different power layers on the PCB!



(1) - 0R solder connection, to test regulator outputs before connecting to load

Title FPGA decoupling, LDO regulators, power indicators			
Size A3	Type SE	DWG.NO.	REV. A
CSL_FTRN_AMC			SHEET 5 OF 17




# FPGA and CPLD JTAG, FPGA gateway FLASH, User Flash

USB connector JTAG signals flow : C (connector) > R (resistor) > B (buffer) > P (PROG - CPLD) > F (FPGA) > B > C

JTAG connector  
(on the front panel if possible)

JTAGCON1




Straight-through  
Routing

Parallel to USB connector JTAG signals  
are JTAG signals from JSW1 switch  
(JTAG from backplane)




ROOM: FPGA\_CPLD\_JTAG\_INPUT


JTAG buffer and protection




JTAG signal pull-ups



LOG10




SPIFLASHX4 1




ROOM: MEMORY

{7} ROM\_DATA >>> ROM\_DATA 1-wire




nCONFIG\_PROG >>> #MMC\_FPGA\_CONFIG >>> nCONFIG



FPGA status  
to MMC


CONF\_DONE >>> CONF\_DONE {13}

PROG1C




ROOM: PROG\_CPLD


XOF1




PROG1A




PROG1B



RST1



RST2













Title FPGA and CPLD JTAG, FPGA gateway  
FLASH, User Flash

Size A3 Type SE DWG.NO. CSL\_FTRN\_AMC

REV. A

SHEET  
6 OF 17



User interface - USB, Display, push buttons, HEX switch, LEDs






**IMPORTANT! (USB1B)**  
Connect AGND to GND with  
as short a path as possible!

Title				User interface - USB, Display, push buttons, HEX switch, LEDs
Size	Type	DWG.NO.		REV
A3	SE	CSL_FTRN_AMC		A
			SHEET	
			7	OF 17

Clocking: White Rabbit DAC, oscillators, PLL ; System clocks and clock crosspoint switch




{7} WR\_nDAC\_CS1 >> WR\_nDAC\_CS1  
{7} WR\_nDAC\_CS2 >> WR\_nDAC\_CS2  
{7} WR\_DAC\_DIN >> WR\_DAC\_DIN  
{7} WR\_DAC\_SCLK >> WR\_DAC\_SCLK













Fiber SFP, PCIe <> FPGA connections










**IMPORTANT!**  
Hi speed Gigabit lines  
100R differential



1. when #MMC\_SPI0\_SEL\_FPGA is LO,  
MMC\_SPI0\_MISO is driven by FPGA.  
2. when #MMC\_SPI0\_SEL\_FPGA is HI,  
FPGA pin on MMC\_SPI0\_MISO must be Hi-Z!







# IO block power supply, FPGA <> IO block connections



(1) - 0R solder connection, to test regulator outputs before connecting to load


	Title IO block power supply, FPGA <> IO block connections			
	Size A3	Type SE	DWG.NO. CSL_FTRN_AMC	REV. A
				SHEET 10 OF 17

LVTTTL IO blocks 1-3






LVTTTL IO blocks 4-5, IO CLOCK input




# MMC, IPMI




ROOM: MMC\_PBS\_LEDS


## USB <-> UART for MMC console (on the front panel if possible)











## Resistor dividers for voltage sensors



## MTCA Extractor handle switch



## IPMI/AMC status LEDs on the front panel



PGOOD signals from each power converter are joined but still isolated (wired AND function). This way each PGOOD can still have its own LED indicator.

Title				REV.
MMC, IPMI				A
Size	Type	DWG.NO.		SHEET
A3	SE	CSL_FTRN_AMC		13 OF 17

## AMCPLG1





### MTCA.4 transceivers (AC-coupled, buffers with 3-State outputs)


MTCA.4 bidir  
low jitter clocks  
TCLKC TCLKD

MTCA.4 bidir  
low jitter clocks  
TCLKA, TCLKE  
(3-state output)

**AMCESD1**



JSW1





Title				AMC backplane plug			
Size	Type	DWG.NO.				REV.	A
A3	SE	CSL_FTRN_AMC					
						SHEET	
						14 OF	17






Backplane buffers - MTCA.4 TCLK A-D, Libera B triggers

<< FPGA - Backplane >>



FPGA LVDS I/Os




Backplane buffers - MTCA.4 PORT 17-20 (M-LVDS triggers, clocks, gates)


FPGA LVDS IOS





<< FPGA - Backplane >>



MTCA.4 M-LVDS TRIGGERS, GATES, CLOCKS (PORT 17-20)




/RE and FSEN pins have internal pull-UP resistors.  
DE and /PDN pin has internal pull-DOWN resistors.




Backplane buffers - MTCA.4 PORT 12-15 (High Speed Serial)

<< FPGA - Backplane >>



PE - Transmit Pre-Emphasis select pin. There is a 20k pulldown resistor on this pin.  
EQ - Receive Equalization select pin. There is a 20k pulldown resistor on this pin.  
SEL0, SEL1 - Switch configuration pins. There is a 20k pulldown resistor on this pin.



MTCA.4 backplane PORTs 12-15,

Title Backplane buffers - MTCA.4 PORT 12-15 (High Speed Serial)

Size A3	Type SE	DWG.NO. CSL_FTRN_AMC	REV. A
------------	------------	-------------------------	-----------

SHEET  
17 OF 17