

FAIR Timing Receiver (FTRN) PMC form factor - CSL\_FTRN\_PMC


SHEET	TITLE
1	TITLE PAGE
2	Block diagram
3	Power Tree
4	POWER DC-DC
5	POWER LDOs, FPGA BYPASS
6	FPGA configuration
7	FPGA user interface
8	WR clocking, system CLOCKS
9	PMC, SFP to FPGA
10	PMC host
11	IO to FPGA
12	IO blocks 1-3
13	IO blocks 4-5, IO clk

Value	Capatitors used
12p	0402, 50V, C0G, 1%
22p	0402, 50V, C0G, 1%
10n	0402, 25V, X7R, 10%
100n	0402, 25V, X7R, 10%
1u	0603, 16V, X7R, 10%
2.2u	1210, 100V, X7R, 10%
10u	1210, 25V, X7R, 10%
22u	1210, 10V, X7R, 10%
100u	1210, 10V, X5R, 20%

All resistors are SMD 0402, 63mW, 1% except where marked differently.


Components marked DNP (Do Not Place) are foreseen for testing purposes.

DATE	REVISION DESCRIPTION	DRAWN	REV
04.12.2014	Initial version	dslavinec	A
21.4.2015	Added fixes found during HDL synthesis check and changes during PCB layout	dslavinec, bpecnik	A
21.5.2015	PCB layout ready for review	dslavinec, bpecnik	A
19.9.2016	<div>Page 04: - LTM4620 replaced with LTM4628 - LTM4628, core voltage rail set to 1.13V (R4, 68.1K), - added resistors R380-R383, R370-R371 for configuration of DCDC converters - added solder jumper SUMP2 to sense signals on LTM4628  Page 05: - LOG1P, VCCIO3A and VCCIO3D from 2.5V to 3.3V supply - LOG1Q, VCCPD3 from 2.5V to 3.3V supply - capacitors C147, C148, C151, C157, C159, C160 for FPGA BANK3 moved from 2.5V to 3.3V supply - voltage indicator LED resistors (R21, R23, R26, R29) replaced with 10K  Page 06: - fixed bug, swapped signals SPI_SO_D1 and SPI_WP2_D2 on LOG1O - SPIFLASHX4_1, N25Q6512A13GF840E replaced with N25Q256A13EF840  Page 07: - fixed Title Block - 10K pull-up resistors for display (R64-R70) replaced with 1K - added buttons PBF2 parallel to PBF1 and PBP2 parallel to PBP1 - USB1A microcontroller, added pull-up and pull-down on URES (R94) and WAKEUP (R93) signals - higher values for LED resistors  Page 08: - changed reference designators L1A &gt; L6, L1B &gt; L7, L1C &gt; L8  Page 09: - LOG1N (BANK GXB_L1), unused RX pins connected to GND - LOG1M (BANK GXB_L0), unused RX and REFCLK pins connected to GND - WR clock to LOG1L (BANK 8D), added 0R resistors (R390, R391, R392, R393) parallel to capacitors - PCI clock to LOG1L (BANK 8D) pins C15, B15, removed caps C348, C349, now clock is DC coupled - removed LOG1K (BANK 8A) - moved BANK 4D to this page, for PCI bus signals, added GNT, REQ, INTxB-D  Page 10: - replaced voltage translators with bus switches (PCISW1-6) on PCI signals - added 0R resistors (R300-R355) between bus switches and PMC connectors - added circuit for bus switches power (DSH2, R364, R363) - added 0R resistor (R362) on signal PCI_M66EN to GND  Page 11: - removed LOG1E (BANK 4D) - placed LOG1K (BANK 8A) - on OSC_RFCO clock to BANK 8A, added 0R resistors (R392, R393) parallel to capacitors - changed Reference Designator J33_ODRV to JODRV_33  Page 12: - added 0R resistors parallel to fuses on IOs - different resistors for IO leds (swapped values) - marked IO path with 50R impedance  Page 13: - added 0R resistors parallel to fuses on IOs - different resistors for IO leds (swapped values) - marked IO path with 50R impedance</div>	dslavinec	B
15.11.2016	<div>After review fixes, added JTAG to backplane connection: Page 06: - JTAG signals from JTAGCON1 routed through 0R resistors to PN1/PN2 (p10) then back to DTV1 (PMC connector added parallel to JTAGCON1)  Page 07: - FPGA PBF1, PBF2 button pull-up power supply from 2.5V to 3.3V - R72 is placed, R94 is DNP (Do Not Place)  Page 10: - JTAG signals on PN1/PN2 connected parallel to JTAGCON1 on p06</div>	dslavinec	B



DRAWN	Dušan Slavinec			19.9.2016
CHECKED	-			
APPROVED	-			
		Title FAIR Timing Receiver (FTRN) PMC form factor - CSL_FTRN_PMC		
		Size A3	Type SE	REV. B
		DWG.NO. CSL_FTRN_PMC		SHEET 1 OF 13

# Block Diagram




Only FCI 21p Conan® Mezzanine Receptacle is placed on carrier not actual device!

Title Block Diagram


Size	Type	DWG.NO.	REV.
A3	SE	CSL_FTRN_PMC	B

SHEET  
2 OF 13


# Power tree block scheme





# Power entry and main DCDC power regulators



## LTM4619 input Voltage Range: 4.5V to 26.5V



## LTM4628 input Voltage Range: 4.5V to 16V





- (1) - place capacitors on the regulator outputs
- (2) - place capacitors away from the regulator outputs

Title			
Power entry and main DCDC power regulators			
Size	Type	DWG.NO.	REV.
A3	SE	CSL_FTRN_PMC	B
			SHEET
			4 OF 13





# FPGA decoupling, LDO regulators, power indicators









**IMPORTANT! (LOG1Q)**  
In the PCB layout, the traces from FPGA pins D26 and AE1 to the R11 and R12 resistors need to be routed so that they avoid any aggressor signals. R11 and R12 must be 1% or better!

**IMPORTANT!**  
Separate VCC and VCCP planes into two different power layers on the PCB!














FPGA and CPLD JTAG, FPGA gateway FLASH, User Flash

USB connector JTAG signals flow : U (USB connector) > C (PMC connector) > R (resistor) > B (buffer) > P (PROG - CPLD) > F (FPGA) > B > C > U  
JTAGCON1 and PN1/PN2 JTAG signals are connected in parallel!





User interface - USB, Display, push buttons, HEX switch, LEDs




**IMPORTANT! (USB1B)**  
**Connect AGND to GND with as**  
**short a path as possible!**

Title				User interface - USB, Display, push buttons, HEX switch, LEDs
Size	Type	DWG.NO.		RE
A3	SE	CSL_FTRN_PMC		I
				SHEET 7 OF

Clocking: White Rabbit DAC, oscillators, PLL ; System clocks and clock crosspoint switch


White Rabbit clocking power supply



ROOM: WRCLK\_POWER


OSC25M voltage

System clock oscillators with crosspoint switch




ROOM: SYSCLK


- (7) WR\_nDAC\_CS1 >> WR\_nDAC\_CS1
- (7) WR\_nDAC\_CS2 >> WR\_nDAC\_CS2
- (7) WR\_DAC\_DIN >> WR\_DAC\_DIN
- (7) WR\_DAC\_SCLK >> WR\_DAC\_SCLK



ROOM: WRCLK\_DAC1\_CLK1



ROOM: WRCLK\_DAC2\_CLK2





ROOM: WRCLK\_PLL




# Fiber SFP, PCI <> FPGA connections


## SFP <> FPGA connection



## LOG1J




## LOG1N




ROOM: SFP

SWAP pins as needed inside and between banks 3D and 4D


## PMC PCI <> FPGA




## LOG1E




Place resistor footprint over capacitor (optional AC-coupling)  
Only resistors will be placed!



## LOG1L



## LOG1M



Title Fiber SFP, PCI <> FPGA connections





Size A3 Type SE DWG.NO. CSL\_FTRN\_PMC

REV. B


SHEET 9 OF 13



IO block power supply, FPGA <=> IO block connections



Place resistor footprint over capacitor (optional AC-coupling)  
Only resistors will be placed!






\* - IO overvoltage protection bias circuit is based OHWR FMC-DIO-5CHTTLA


		Title			IO block power supply, FPGA <> IO block connections	
		Size	Type	DWG.NO.		REV.
		A3	SE	CSL_FTRN_PMC		B
						SHEET
						11 OF 13



# LVTTTL IO blocks 1-3






**Z = 50R !**



Title		LVTTTL IO blocks 1-3		
Size	Type	DWG.NO. CSL_FTRN_PMC		REV. B
A3	SE			SHEET 12 OF 13

LVTTL IO blocks 4-5, IO CLOCK input



— Z = 50R !