Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
V
VME FMC Carrier - VFC-HD
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
VME FMC Carrier - VFC-HD
Issues
Open
0
Closed
9
All
9
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Due date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
Move the license to v1.2
#8
· opened
Feb 24, 2015
by
Andrea Boccardi
bug
CLOSED
0
updated
Feb 12, 2019
Move P2_DATA from d to c row
#9
· opened
Feb 24, 2015
by
Andrea Boccardi
bug
CLOSED
0
updated
Feb 12, 2019
Clock conditioner I2C SDA/SCL swapped
#1
· opened
Aug 19, 2015
by
Tom Levens
bug
CLOSED
0
updated
Apr 16, 2020
Assembly issue with the CERN DC/DC modules
#2
· opened
Jul 20, 2015
by
Andrea Boccardi
bug
CLOSED
0
updated
Apr 16, 2020
push button floating
#3
· opened
Jul 20, 2015
by
Andrea Boccardi
bug
CLOSED
0
updated
Apr 16, 2020
The FPGA chosen is not compatible with DDR3 in fly-by topology
#4
· opened
Jul 20, 2015
by
Andrea Boccardi
bug
CLOSED
0
updated
Apr 16, 2020
DC/DC voltage setting resistors to be placed on the bottom
#5
· opened
Jul 20, 2015
by
Andrea Boccardi
bug
CLOSED
0
updated
Apr 16, 2020
Chip IC31 and IC25 outputs arriving on the wrong FPGA bank
#6
· opened
Jul 20, 2015
by
Andrea Boccardi
bug
CLOSED
0
updated
Apr 16, 2020
FMC clock 2 bidir in the wronk bank
#7
· opened
Jul 20, 2015
by
Andrea Boccardi
bug
CLOSED
0
updated
Apr 16, 2020