VME FMC Carrier HPC-DDR3
Project description
The VFC-HD is an Altera Arria V based VME64x carrier for one High Pin Count (HPC) FPGA Mezzanine Card (FMC, VITA 57). It is has six SFP+ transceivers compatible with support for rad-hard GBT links, CERN Beam Synchronous Timing (BST), White Rabbit and Ethernet. A single DDR3 SODIMM slot allows the use of off-the-shelf memory modules.
The card has been developed by the Beam Instrumentation (BI) group at CERN as a general purpose digital acquisition card. It replaces the VFC, which is no longer under development by BI.
/3829
VFC-HPC V1.0* (development version with SRAM)
Main features
- Altera Arria V GX FPGA (5AGXMB1G4F40C4N)
- HPC FMC slot
- Fully populated LA, HA & HB banks
- 10 gigabit lanes connected to FPGA transceivers
- Programmable Vadj
- 6 SFP+ running up to 6.5Gbps
- 4 "application" SFPs for GBT connections
- 2 "system" SFPs for BST/White Rabbit & Ethernet
- 40 single ended (or 20 LVDS) connections to VME P2 available for rear transition modules
- 30 single ended connections to VME64x P0 to support clock & trigger distribution in (custom) BI LHC VME crates
- Flexible clocking resources
- Si570 10-280MHz programmable oscillator
- ADN2814 CDR for BST reception
- 125MHz & 20MHz VCXOs for White Rabbit support
- Si5338 clock synthesizer
- DDR3 slot supporting up to 8GB SODIMMs
- Front panel connectivity:
- 6 SFP+ cages
- 4 LEMO-00 general purpose I/O
- 8 user LEDs
- 12 layer PCB
Project information
- Official design data EDMS EDA-03133
- LHC equipment name: XXXXX
- Schematic diagram: xxx
- Overview presentation: xxx
- Bill of material: xxx
- Manufacturing test suite
Users
Contact
- Andrea Boccardi - CERN
Status
Date | Event |
09-02-2015 | Inclusion of project on OHWR |
15-02-2015 | PCB layout finished by Norcott using CadStar. |
16-02-2015 | Conversion of PCB to Altium & archival in EDMS started by CERN TE-MPE-EM. |
25-03-2015 | Design finalised by TE-MPE-EM. Pre-series launched. |
Tom Levens - 09 February 2015