









A

A



B

B



C

C

D

D

Title Mixxeo - FPGA decoupling		
Size A4	Number	Revision
Date:	2013-08-13	Sheet of
File:	C:\Users\...\FPGAdec.SchDoc	Drawn By:

CON1

- TMDS Data2+
- TMDS Data2 Shield
- TMDS Data2?
- TMDS Data1+
- TMDS Data1 Shield
- TMDS Data1?
- TMDS Data0+
- TMDS Data0 Shield
- TMDS Data0?
- TMDS Clock+
- TMDS Clock Shield
- TMDS Clock?
- CEC
- rsvd
- SCL
- SDA
- DDC/CEC GND
- +5V
- Hot Plug
- TAB
- TAB
- TAB
- TAB

MC34935 or 471510002

C12
4.7nF

R28
1M

HDMI SCL
HDMI SDA

HDMI P5V
HDMI HPD

C11
100nF

3V3

C10
10nF

R1
49R9

R2
49R9

R3
49R9

R4
49R9

R5
49R9

R6
49R9

R7
49R9

R8
49R9

R26
4.7K

Q5
2N7002

R27
4.7K

R43
4.7K

Q6
2N7002

R44
4.7K

SCL

SDA

Q7
BSS84

R25
1K

R9
4.7K

Q8
2N7002

R10
4.7K

HPD EN

The HPD signal should also be controllable from the FPGA, i.e. the FPGA needs to be capable of connecting/disconnecting R25 from the HDMI 5V source (e.g. use a PMOS). Also, the presence of the 5V HDMI source needs to be notified to the FPGA; a 5V->3.3V divider is an acceptable solution.

According to Table 1-6 p.42 in UG381, 2.5V VCCO is permitted for TMDS inputs (but outputs, e.g. for the DVI port, must use 3.3V).

HPD NOTIF

R46
1K

HDMI P5V

HDMI HPD

HDMI P5V

HDMI SDA

HDMI SCL

U12
RCLAMP0524P.TCT

U8
RCLAMP0524P.TCT

TMDS2_P

TMDS2_N

TMDS1_P

TMDS1_N

U10
RCLAMP0524P.TCT

TMDS0_P

TMDS0_N

TMDS CLK_P

TMDS CLK_N

Title			MIXXEO-HDMI input		
Size	Number		Revision		
A4					
Date:	2013-08-13		Sheet	of	
File:	C:\Users\...\HDMI_IN.SchDoc		Drawn By:		

A

B

C




D

A



B

C

D



Title Mixxeo - Misc.		
Size A4	Number	Revision R4
Date:	2013-08-13	Sheet of
File:	C:\Users\...\Misc.SchDoc	Drawn By:



Title Mixxéo - NOR flash		
Size A4	Number	Revision R4
Date:	2013-08-13	Sheet of
File:	C:\Users\...\NORFlash.SchDoc	Drawn By:

A

B

C


D

A



B

C



D




J12~15 are the mechanical mounting holes at each corner of PCB.



not mounted - low cost DC/DC option



not mounted - low cost DC/DC option



Title Mixxeo - Power Supply		
Size A4	Number	Revision R4
Date:	2013-08-13	Sheet of
File:	C:\Users\...\Power.SchDoc	Drawn By:

A

A

B


B

C



C

D


D



Title		
MIXXEO-USB_JTAG & UART		
Size	Number	Revision
A4		
Date:	2013-08-13	Sheet of
File:	C:\Users\...\USB-JTAG.SchDoc	Drawn By:



Place those EZJ-Z0V80010 varistors V[12:19] and V31 close to J17's related pins.



Title		
Mixxee - DVI-I Single output		
Size A3	Number	Revision
Date:	2013-08-13	Sheet of
File:	C:\Users\...\DVI-ISingle.SchDoc	Drawn By: