Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
V
VME64x core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
VME64x core
Commits
07c2a3ef
Commit
07c2a3ef
authored
Nov 27, 2017
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Remove g_NBR_DECODER.
parent
6ce9cc00
Show whitespace changes
Inline
Side-by-side
Showing
4 changed files
with
1 addition
and
6 deletions
+1
-6
vme64x_core.vhd
hdl/rtl/vme64x_core.vhd
+0
-2
vme64x_pkg.vhd
hdl/rtl/vme64x_pkg.vhd
+0
-1
xvme64x_core.vhd
hdl/rtl/xvme64x_core.vhd
+1
-2
top_tb.vhd
hdl/testbench/simple_tb/top_tb.vhd
+0
-1
No files found.
hdl/rtl/vme64x_core.vhd
View file @
07c2a3ef
...
...
@@ -27,7 +27,6 @@ entity vme64x_core is
g_end_user_csr
:
std_logic_vector
(
23
downto
0
);
g_beg_sn
:
std_logic_vector
(
23
downto
0
);
g_end_sn
:
std_logic_vector
(
23
downto
0
);
g_nbr_decoders
:
natural
range
1
to
8
;
g_decoder_0_adem
:
std_logic_vector
(
31
downto
0
);
g_decoder_0_amcap
:
std_logic_vector
(
63
downto
0
);
g_decoder_0_dawpr
:
std_logic_vector
(
7
downto
0
);
...
...
@@ -124,7 +123,6 @@ begin
g_end_user_csr
=>
g_end_user_csr
,
g_beg_sn
=>
g_beg_sn
,
g_end_sn
=>
g_end_sn
,
g_nbr_decoders
=>
g_nbr_decoders
,
g_decoder
(
0
)
.
adem
=>
g_decoder_0_adem
,
g_decoder
(
0
)
.
amcap
=>
g_decoder_0_amcap
,
g_decoder
(
0
)
.
dawpr
=>
g_decoder_0_dawpr
,
...
...
hdl/rtl/vme64x_pkg.vhd
View file @
07c2a3ef
...
...
@@ -206,7 +206,6 @@ package vme64x_pkg is
g_BEG_SN
:
std_logic_vector
(
23
downto
0
)
:
=
x"000000"
;
g_END_SN
:
std_logic_vector
(
23
downto
0
)
:
=
x"000000"
;
g_NBR_DECODERS
:
natural
range
1
to
8
:
=
2
;
g_DECODER
:
t_vme64x_decoder_arr
:
=
c_vme64x_decoders_default
);
port
(
clk_i
:
in
std_logic
;
...
...
hdl/rtl/xvme64x_core.vhd
View file @
07c2a3ef
...
...
@@ -156,8 +156,7 @@ entity xvme64x_core is
g_BEG_SN
:
std_logic_vector
(
23
downto
0
)
:
=
x"000000"
;
g_END_SN
:
std_logic_vector
(
23
downto
0
)
:
=
x"000000"
;
-- Number of function decoder implemented and decoder parameters.
g_NBR_DECODERS
:
natural
range
1
to
8
:
=
2
;
-- Function decoder parameters.
g_DECODER
:
t_vme64x_decoder_arr
:
=
c_vme64x_decoders_default
);
port
(
-- Main clock and reset.
...
...
hdl/testbench/simple_tb/top_tb.vhd
View file @
07c2a3ef
...
...
@@ -280,7 +280,6 @@ begin
g_BEG_SN
=>
x"000000"
,
g_END_SN
=>
x"000000"
,
g_NBR_DECODERS
=>
2
,
g_decoder_0_adem
=>
x"ff000000"
,
g_decoder_0_amcap
=>
x"00000000_0000ff00"
,
g_decoder_0_dawpr
=>
x"84"
,
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment