Skip to content

V
VME64x core
Commit 94a9c788 authored by Adam Wujek's avatar Adam Wujek 💬
Browse files
Options

hdl/testbench: modify Makefile for this repo 

Signed-off-by: Adam Wujek's avatarAdam Wujek <adam.wujek@cern.ch>
parent 71cecbc4
Hide whitespace changes
Inline Side-by-side
Showing with 2 additions and 3 deletions
hdl/testbench/Makefile
View file @ 94a9c788
......@@ -3,8 +3,7 @@
#
# Author: Adam Wujek, CERN 2017
TB_DIRS=spec_ref_design-demo
TB_DIRS+=spec_ref_design-verification
TB_DIRS=simple_tb/modelsim
test_results_xml=test_results.xml
.PHONY: $(TB_DIRS)
......@@ -22,7 +21,7 @@ $(TB_DIRS):
@echo "Run vsim"
cd "$@" ;\
vsim -c -do "run_ci.do" -l transcript."$@".txt;\
./run_all.sh | tee transcript."$@".txt; \
echo "vsim returned $$?"
summary: $(TB_DIRS)
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment