Programming languages used in this repository

  •   VHDL
    88.78 %
  •   SystemVerilog
    7.21 %
  •   Makefile
    2.0 %
  •   Stata
    0.71 %
  •   Python
    0.52 %
  •   Shell
    0.43 %
  •   Verilog
    0.35 %

Commit statistics for 94a9c78838bac0e623571afad2e718fd9b4c89e4 Mar 31 - Dec 15

  • Total: 382 commits
  • Average per day: 0.1 commits
  • Authors: 17

Commits per day of month

Commits per weekday

Commits per day hour (UTC)