Programming languages used in this repository

  •   VHDL
    88.78 %
  •   SystemVerilog
    7.21 %
  •   Makefile
    2.0 %
  •   Stata
    0.71 %
  •   Python
    0.52 %
  •   Shell
    0.43 %
  •   Verilog
    0.35 %

Commit statistics for fa34d06e35ca0bfad8eac24aa51713e81639da64 Mar 31 - Dec 14

  • Total: 380 commits
  • Average per day: 0.1 commits
  • Authors: 16

Commits per day of month

Commits per weekday

Commits per day hour (UTC)