Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
30
Issues
30
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
White Rabbit core collection
Commits
22e54748
Commit
22e54748
authored
Feb 08, 2013
by
Grzegorz Daniluk
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
wr_core: cleanup, match signals names with wrpc hdl spec
parent
ff2c2fab
Expand all
Hide whitespace changes
Inline
Side-by-side
Showing
5 changed files
with
164 additions
and
165 deletions
+164
-165
wr_core.vhd
modules/wrc_core/wr_core.vhd
+73
-76
wrcore_pkg.vhd
modules/wrc_core/wrcore_pkg.vhd
+3
-3
xwr_core.vhd
modules/wrc_core/xwr_core.vhd
+83
-81
spec_top.ucf
top/spec_1_1/wr_core_demo/spec_top.ucf
+0
-1
spec_top.vhd
top/spec_1_1/wr_core_demo/spec_top.vhd
+5
-4
No files found.
modules/wrc_core/wr_core.vhd
View file @
22e54748
This diff is collapsed.
Click to expand it.
modules/wrc_core/wrcore_pkg.vhd
View file @
22e54748
...
...
@@ -350,8 +350,8 @@ constant c_wrc_periph3_sdb : t_sdb_device := (
phy_rst_o
:
out
std_logic
;
phy_loopen_o
:
out
std_logic
;
led_
red
_o
:
out
std_logic
;
led_
green
_o
:
out
std_logic
;
led_
act
_o
:
out
std_logic
;
led_
link
_o
:
out
std_logic
;
scl_o
:
out
std_logic
;
scl_i
:
in
std_logic
;
sda_o
:
out
std_logic
;
...
...
@@ -391,7 +391,7 @@ constant c_wrc_periph3_sdb : t_sdb_device := (
tm_clk_aux_lock_en_i
:
in
std_logic
;
tm_clk_aux_locked_o
:
out
std_logic
;
tm_time_valid_o
:
out
std_logic
;
tm_
utc
_o
:
out
std_logic_vector
(
39
downto
0
);
tm_
tai
_o
:
out
std_logic_vector
(
39
downto
0
);
tm_cycles_o
:
out
std_logic_vector
(
27
downto
0
);
pps_p_o
:
out
std_logic
;
pps_led_o
:
out
std_logic
;
...
...
modules/wrc_core/xwr_core.vhd
View file @
22e54748
This diff is collapsed.
Click to expand it.
top/spec_1_1/wr_core_demo/spec_top.ucf
View file @
22e54748
...
...
@@ -629,7 +629,6 @@ TIMESPEC TS_fpga_pll_ref_clk_101_n_i = PERIOD "fpga_pll_ref_clk_101_n_i" 8 ns HI
PIN "clk_125m_pllref_BUFG.O" CLOCK_DEDICATED_ROUTE = FALSE;
#Created by Constraints Editor (xc6slx45t-fgg484-3) - 2011/06/09
iles
NET "U_GTP/ch1_gtp_clkout_int<1>" TNM_NET = U_GTP/ch1_gtp_clkout_int<1>;
TIMESPEC TS_U_GTP_ch1_gtp_clkout_int_1_ = PERIOD "U_GTP/ch1_gtp_clkout_int<1>" 8 ns HIGH 50%;
# PIN "cmp_clk_dmtd_buf.O" CLOCK_DEDICATED_ROUTE = FALSE;
...
...
top/spec_1_1/wr_core_demo/spec_top.vhd
View file @
22e54748
...
...
@@ -619,9 +619,10 @@ begin
U_WR_CORE
:
xwr_core
generic
map
(
g_simulation
=>
0
,
g_with_external_clock_input
=>
true
,
--
g_phys_uart
=>
true
,
g_virtual_uart
=>
true
,
g_with_external_clock_input
=>
true
,
g_aux_clks
=>
1
,
g_ep_rxbuf_size
=>
1024
,
g_dpram_initf
=>
"wrc.ram"
,
...
...
@@ -655,8 +656,8 @@ begin
phy_rst_o
=>
phy_rst
,
phy_loopen_o
=>
phy_loopen
,
led_
red
_o
=>
LED_RED
,
led_
green_o
=>
LED_GREEN
,
led_
act
_o
=>
LED_RED
,
led_
link_o
=>
LED_GREEN
,
scl_o
=>
wrc_scl_o
,
scl_i
=>
wrc_scl_i
,
sda_o
=>
wrc_sda_o
,
...
...
@@ -691,7 +692,7 @@ begin
tm_clk_aux_lock_en_i
=>
'0'
,
tm_clk_aux_locked_o
=>
open
,
tm_time_valid_o
=>
open
,
tm_
utc
_o
=>
open
,
tm_
tai
_o
=>
open
,
tm_cycles_o
=>
open
,
pps_p_o
=>
pps
,
pps_led_o
=>
pps_led
,
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment