Commit 38f77982 authored by Grzegorz Daniluk's avatar Grzegorz Daniluk

platform/xilinx: tx_locked_o also for other families

parent dcf516c0
......@@ -27,6 +27,7 @@ package wr_xilinx_pkg is
clk_62m5_sys_i : in std_logic := '0';
clk_sys_locked_i : in std_logic := '1';
clk_125m_ref_i : in std_logic := '0';
clk_ref_locked_i : in std_logic := '1';
clk_125m_ext_i : in std_logic := '0';
clk_ext_locked_i : in std_logic := '1';
clk_ext_stopped_i : in std_logic := '0';
......
......@@ -100,6 +100,7 @@ entity xwrc_platform_xilinx is
clk_sys_locked_i : in std_logic := '1';
-- 125MHz Reference clock
clk_125m_ref_i : in std_logic := '0';
clk_ref_locked_i : in std_logic := '1';
-- 125MHz derived from 10MHz external reference and lock status
-- (when g_with_external_clock_input = TRUE)
clk_125m_ext_i : in std_logic := '0';
......@@ -235,6 +236,7 @@ begin -- architecture rtl
clk_62m5_sys_o <= clk_sys_out;
clk_125m_ref_o <= clk_125m_pllref_buf;
pll_locked_o <= pll_sys_locked and pll_dmtd_locked;
clk_ref_locked_o <= '1';
-- DMTD PLL
cmp_dmtd_clk_pll : PLL_BASE
......@@ -825,6 +827,7 @@ begin -- architecture rtl
clk_125m_ref_o <= clk_125m_ref_i;
pll_locked_o <= clk_sys_locked_i and clk_dmtd_locked_i;
clk_ref_locked_o <= clk_ref_locked_i;
ext_ref_mul_o <= clk_125m_ext_i;
ext_ref_mul_locked_o <= clk_ext_locked_i;
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment