Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
30
Issues
30
List
Board
Labels
Milestones
Merge Requests
2
Merge Requests
2
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
White Rabbit core collection
Commits
46da6a1b
Commit
46da6a1b
authored
May 09, 2019
by
Peter Jansweijer
Committed by
Grzegorz Daniluk
May 31, 2019
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
combined Kintex-Artix PLLs, created separate Div2 for direct_dmtd (124.992MHz)
parent
1c53def3
Expand all
Show whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
27 additions
and
238 deletions
+27
-238
wr_xilinx_pkg.vhd
platform/xilinx/wr_xilinx_pkg.vhd
+1
-0
xwrc_platform_xilinx.vhd
platform/xilinx/xwrc_platform_xilinx.vhd
+26
-238
No files found.
platform/xilinx/wr_xilinx_pkg.vhd
View file @
46da6a1b
...
...
@@ -52,6 +52,7 @@ package wr_xilinx_pkg is
component
xwrc_platform_xilinx
is
generic
(
g_fpga_family
:
string
:
=
"spartan6"
;
g_direct_dmtd
:
boolean
:
=
FALSE
;
g_with_external_clock_input
:
boolean
:
=
FALSE
;
g_use_default_plls
:
boolean
:
=
TRUE
;
g_aux_pll_cfg
:
t_auxpll_cfg_array
:
=
c_AUXPLL_CFG_ARRAY_DEFAULT
;
...
...
platform/xilinx/xwrc_platform_xilinx.vhd
View file @
46da6a1b
This diff is collapsed.
Click to expand it.
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment