Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit Switch - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
12
Issues
12
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
White Rabbit Switch - Gateware
Commits
68dda3e8
Commit
68dda3e8
authored
Aug 31, 2016
by
Grzegorz Daniluk
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
swcore: swc_ll_read_data_validate supports generic number of write interfaces
parent
cc4a9925
Expand all
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
75 additions
and
48 deletions
+75
-48
swc_ll_read_data_validation.vhd
modules/wrsw_swcore/swc_ll_read_data_validation.vhd
+69
-42
swc_swcore_pkg.vhd
modules/wrsw_swcore/swc_swcore_pkg.vhd
+6
-6
No files found.
modules/wrsw_swcore/swc_ll_read_data_validation.vhd
View file @
68dda3e8
This diff is collapsed.
Click to expand it.
modules/wrsw_swcore/swc_swcore_pkg.vhd
View file @
68dda3e8
...
...
@@ -749,8 +749,9 @@ component swc_multiport_pck_pg_free_module is
component
swc_ll_read_data_validation
is
generic
(
g_addr_width
:
integer
;
--:= c_swc_page_addr_width;
g_data_width
:
integer
--:= c_swc_page_addr_width
g_addr_width
:
integer
;
--:= c_swc_page_addr_width;
g_data_width
:
integer
;
--:= c_swc_page_addr_width
g_wports
:
integer
);
port
(
clk_i
:
in
std_logic
;
...
...
@@ -763,10 +764,9 @@ component swc_multiport_pck_pg_free_module is
read_data_valid_i
:
in
std_logic
;
read_data_ready_i
:
in
std_logic
;
write_addr_i
:
in
std_logic_vector
(
g_addr_width
-
1
downto
0
);
write_data_i
:
in
std_logic_vector
(
g_data_width
-
1
downto
0
);
write_data_valid_i
:
in
std_logic
;
write_data_ready_i
:
in
std_logic
;
write_addr_i
:
in
t_lladr_array
(
g_wports
-1
downto
0
);
write_data_i
:
in
t_lldat_array
(
g_wports
-1
downto
0
);
write_data_ready_i
:
in
std_logic_vector
(
g_wports
-1
downto
0
);
read_data_o
:
out
std_logic_vector
(
g_data_width
-
1
downto
0
);
read_data_valid_o
:
out
std_logic
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment