








This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.




<b>Project:</b> White Rabbit Switch MCH - mainboard	
<b>Sheet:</b> External 100Mbps Ethernet PHY & magnetics	
<b>Version:</b> 1.1.0	<b>Date:</b> 2009/11/12
<b>Author:</b> Tomasz Wlosowski	<b>License:</b> Open Hardware License (OHL)
<b>Company:</b> CERN BE-CO-IT	

Copyright CERN 2011.



This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.




Title		
Size	Number	Revision
A4		
Date:	10/04/2012	Sheet of
File:	D:\White Rabbit\CPU_DDR2.SchDoc	Drawn By:




Project: White Rabbit Switch MCH - mainboard	
Sheet: ARM9 CPU SDRAM and flash memories	
Version: 1.1.0	Date: 2009/11/12
Author: Tomasz Wlostowski	License: Open Hardware License (OHL)
Company: CERN BE-CO-HIT	



AT91SAM9G45-CU





AT91SAM9G45-CU



Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



AT91SAM9G45-CU

## White Rabbit Switch MCH - mainboard

ARM9 CPU I/O ports, busses and power

Project:

Sheet:

Tomasz Wlostowski

Version:

CERN BE-CO-HT



Author:

Date: 2009/11/12



License: Open Hardware License (OHL)

Company:

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



Title		
Size A4	Number	Revision
Date:	10/04/2012	Sheet of
File:	D:\White Rabbit\CPU JTAG Power PL	Submitted By:



Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	10/04/2012	Sheet of
File:	D:\White Rabbit\External WatchDogs Schematic	Download By:







FPGA\_GPIO[0..39]

FPGA\_GPIO[0..39]

FPGA\_GPIO0

AF34

FPGA\_GPIO1

AE33

FPGA\_GPIO2

AE34

FPGA\_GPIO3

AD32

FPGA\_GPIO4

AD34

FPGA\_GPIO5

AC33

FPGA\_GPIO6

AC34

FPGA\_GPIO7

AB33

FPGA\_GPIO8

AB32

FPGA\_GPIO9

AA34

FPGA\_GPIO10

AA33

FPGA\_GPIO11

AA31

FPGA\_GPIO12

AB30

FPGA\_GPIO13

AC30

FPGA\_GPIO14

AA28

FPGA\_GPIO15

AA26

FPGA\_GPIO16

AA25

FPGA\_GPIO17

AB25

FPGA\_GPIO18

AB27

FPGA\_GPIO19

AC27

FPGA\_GPIO20

AB28

FPGA\_GPIO21

AD29

FPGA\_GPIO22

AE31

FPGA\_GPIO23

Y26

FPGA\_GPIO24

AA29

FPGA\_GPIO25

AA30

FPGA\_GPIO26

AB31

FPGA\_GPIO27

AC29

FPGA\_GPIO28

AC32

FPGA\_GPIO29

AD30

FPGA\_GPIO30

AD31

FPGA\_GPIO31

AE32

FPGA\_GPIO32

AF33

FPGA\_GPIO33

AC28

FPGA\_GPIO34

AG33

FPGA\_GPIO35

AB26

FPGA\_GPIO36

AG32

FPGA\_GPIO37

AF31

FPGA\_GPIO38

AG31

FPGA\_GPIO39

AC25

IC33B

IO\_L8N\_SRCC\_13

IO\_L10P\_MRCC\_13

IO\_L8P\_SRCC\_13

IO\_L14P\_13

IO\_L2P\_13

IO\_L4P\_13

IO\_L2N\_13

IO\_L4N\_VREF\_13

IO\_L12P\_VRN\_13

IO\_L0P\_13

IO\_L0N\_13

IO\_L1N\_13

IO\_L3P\_13

IO\_L9N\_MRCC\_13

IO\_L7P\_13

IO\_L17P\_13

IO\_L6P\_13

IO\_L19P\_13

IO\_L15P\_13

IO\_L15N\_13

IO\_L13P\_13

IO\_L11P\_SRCC\_13

IO\_L5P\_13

IO\_L6N\_13

IO\_L7N\_13

IO\_L1P\_13

IO\_L3N\_13

IO\_L11N\_SRCC\_13

IO\_L12N\_VRP\_13

IO\_L9P\_MRCC\_13

IO\_L5N\_13

IO\_L14N\_VREF\_13

IO\_L10N\_MRCC\_13

IO\_L13N\_13

IO\_L16P\_13

IO\_L17N\_13

IO\_L16N\_13

IO\_L18N\_13

IO\_L18P\_13

IO\_L19N\_13

BANK 13

XC6VLX130T-1FF1156C

Copyright CERN 2011.



This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	10/04/2012	Sheet of
File:	D:\White Rabbit\FPGA_GPIOs.SchDoc	Drawn By:

# Power Supply Decoupling Capacitors

According to Xilinx UG366 (v2.3), page 230, the suggested filtering for the MGTAVCC and MGTAVTT power supplies is:

- One 0.22uF, size 0402, ceramic capacitor per power supply pin
- One 4.7uF, size 0402, ceramic capacitor per two Quads
- One 330uF bulk capacitor for each power supply



Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v. 1.1 for applicable conditions.


Title		
Size	Number	Revision
A3		
Date:	10/04/2012	Sheet of
File:	D:\White Rabbit\FPGA GTX\SchDoe	Drawn By:

Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.


IC33K

BANK 32




XC6VLX130T-1FF1156C


Power-Good




SPI1




DAC\_CONTROL



PLL\_CONTROL










Title		
Size	Number	Revision
A4		
Date:	10/04/2012	Sheet of
File:	D:\White Rabbit\FPGA Peripherals Control	Doc





Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL1>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



Title		
Size	Number	Revision
A3		
Date:	10/04/2012	Sheet of
File:	D:\White Rabbit\...FPGA System Monitor	Sheet of






Copyright CERN 2011.


This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v. 1.1 for applicable conditions.

Termination resistors must be placed close to CY7C1314CV18-250BZC.

Termination resistors must be placed close to CY7C1314CV18-250BZC.



Title		
Size	Number	Revision
A3		
Date:	10/04/2012	Sheet of
File:	D:\White Rabbit\QDRII mem.SchDoc	Drawn By:




Copyright CERN 2011.


This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	10/04/2012	Sheet of
File:	D:\White Rabbit\QDR II_power.SchDoc	Drawn By:










IC33A

BANK 12



XC6VLX130T-1FF1156C

Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	10/04/2012	Sheet of
File:	D:\White Rabbit\SMI Link 7-12.SchDoc	Drawn By:





This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.