Messed up pin order in the FPGA
The pins in FPGA bans are in complete disorder. Symbol dedicated to particular I/O banks (e.g. IC33E) contain pins from other, unrelated banks, probably due to incorrectly set up pin swapping. This makes reviewing and maintaining the schematics really difficult. To be improved in the DEM-ized version.