tools: wr_date: use ppsg structure as volatile to skip optimization
By doing this we force to read again the FPGA register inside the loop and the compiler can not skip this loop thinking he is reading the same value (that was not modified by him). Conflicts: userspace/tools/wr_date.c
Showing
Please
register
or
sign in
to comment