Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
wr2rf-vme
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
5
Issues
5
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
wr2rf-vme
Commits
0428923e
Commit
0428923e
authored
May 04, 2020
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
tb_vtu: simplify assertions.
parent
b470113a
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 addition
and
7 deletions
+1
-7
tb_vtu.vhd
hdl/testbench/vtu/tb_vtu.vhd
+1
-7
No files found.
hdl/testbench/vtu/tb_vtu.vhd
View file @
0428923e
...
...
@@ -279,7 +279,7 @@ begin
assert
val
(
TRIGUNIT_REGS_STATUS_MISSVALID_OFFSET
)
=
'0'
severity
error
;
assert
val
(
TRIGUNIT_REGS_STATUS_MISSREADY_OFFSET
)
=
'0'
severity
error
;
-- Should be 0 if close enough to the start pulse.
assert
val
(
TRIGUNIT_REGS_STATUS_STARTREADY_OFFSET
)
=
'0'
severity
error
;
assert
val
(
TRIGUNIT_REGS_STATUS_STARTREADY_OFFSET
)
=
'0'
severity
note
;
assert
val
(
TRIGUNIT_REGS_STATUS_RUNNING_OFFSET
)
=
'0'
severity
error
;
assert
val
(
TRIGUNIT_REGS_STATUS_WRONGBVALUE_OFFSET
)
=
'0'
severity
error
;
assert
val
(
TRIGUNIT_REGS_STATUS_WRONGHTVALUE_OFFSET
)
=
'0'
severity
error
;
...
...
@@ -301,12 +301,6 @@ begin
-- Check online registers
read16_pl
(
clk_sys
,
wb_in
,
wb_out
,
ADDR_TRIGUNIT_REGS_WVALUEONLINE
+
6
,
val
);
assert
val
=
std_logic_vector
(
to_unsigned
(
wval
,
16
))
severity
error
;
read16_pl
(
clk_sys
,
wb_in
,
wb_out
,
ADDR_TRIGUNIT_REGS_WVALUEONLINE
+
4
,
val
);
assert
val
=
x"0000"
severity
error
;
read16_pl
(
clk_sys
,
wb_in
,
wb_out
,
ADDR_TRIGUNIT_REGS_WVALUEONLINE
+
2
,
val
);
assert
val
=
x"0000"
severity
error
;
read16_pl
(
clk_sys
,
wb_in
,
wb_out
,
ADDR_TRIGUNIT_REGS_WVALUEONLINE
+
0
,
val
);
assert
val
=
x"0000"
severity
error
;
read16_pl
(
clk_sys
,
wb_in
,
wb_out
,
ADDR_TRIGUNIT_REGS_HTVALUEONLINE
+
6
,
val
);
assert
val
=
std_logic_vector
(
to_unsigned
(
hval
,
16
))
severity
error
;
read16_pl
(
clk_sys
,
wb_in
,
wb_out
,
ADDR_TRIGUNIT_REGS_BVALUEONLINE
+
6
,
val
);
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment