Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
wr2rf-vme
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
5
Issues
5
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
wr2rf-vme
Issues
Open
0
Closed
6
All
6
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Created date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
RF signal, distributed to trigger unit flip flops looks awful
#74
· opened
Jan 22, 2021
by
John Gill
Layout V2
critical
hw
CLOSED
2
updated
Feb 05, 2021
WRC eeprom are too small
#72
· opened
Dec 14, 2020
by
Tristan Gingold
Layout V2
hw
CLOSED
1
updated
Feb 05, 2021
OCXO sense goes to FPGA digital input
#71
· opened
Dec 14, 2020
by
Dimitris Lampridis
Layout V2
hw
important
CLOSED
1
updated
Feb 05, 2021
SFP LEDs are on when FPGA is not programmed
#70
· opened
Dec 14, 2020
by
Dimitris Lampridis
Layout V2
hw
minor
CLOSED
2
updated
Feb 05, 2021
Unconnected 5V power rail
#69
· opened
Dec 14, 2020
by
John Gill
Layout V2
critical
hw
CLOSED
1
updated
Feb 05, 2021
Cross check PCB labelling with front panel for the SFP indexing
#68
· opened
Dec 14, 2020
by
John Gill
Layout V2
cosmetics
for-DEM
hdl
hw
CLOSED
2
updated
Feb 15, 2021