Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
wr2rf-vme
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
5
Issues
5
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
wr2rf-vme
Issues
Open
5
Closed
87
All
92
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Last updated
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
SFP LEDs are on when FPGA is not programmed
#70
· opened
Dec 14, 2020
by
Dimitris Lampridis
Layout V2
hw
minor
CLOSED
2
updated
Feb 05, 2021
WRC eeprom are too small
#72
· opened
Dec 14, 2020
by
Tristan Gingold
Layout V2
hw
CLOSED
1
updated
Feb 05, 2021
OCXO sense goes to FPGA digital input
#71
· opened
Dec 14, 2020
by
Dimitris Lampridis
Layout V2
hw
important
CLOSED
1
updated
Feb 05, 2021
More GND stitching vias around criticial signal vias
#66
· opened
Oct 23, 2020
by
Tomasz Wlostowski
layout
for-DEM
important
CLOSED
1
updated
Oct 27, 2020
Some silkscreen over bottom ESD strip
#65
· opened
Oct 21, 2020
by
Tomasz Wlostowski
for-DEM
CLOSED
1
updated
Oct 23, 2020
Delay matching of RF_CH2.MAIN.IQDAC data lines
#46
· opened
Oct 15, 2020
by
Mattia Rizzi
layout
for-DEM
important
CLOSED
3
updated
Oct 23, 2020
Consider adding ground guard traces to the OCXO clock and the GTX lines
#61
· opened
Oct 19, 2020
by
Tomasz Wlostowski
layout
for-DEM
CLOSED
5
updated
Oct 23, 2020
Increase distance between J1 and SFP
#64
· opened
Oct 20, 2020
by
Mattia Rizzi
layout
for-DEM
CLOSED
2
updated
Oct 21, 2020
DRC rules incomplete for vias under pads.
#53
· opened
Oct 19, 2020
by
Tomasz Wlostowski
layout
for-DEM
CLOSED
1
updated
Oct 21, 2020
Fix FPGA pin assignment
#55
· opened
Oct 19, 2020
by
Tomasz Wlostowski
layout
for-DEM
CLOSED
2
updated
Oct 21, 2020
Plane resonance at low frequencies (around 300MHz)
#59
· opened
Oct 19, 2020
by
Tomasz Wlostowski
layout
for-DEM
CLOSED
2
updated
Oct 21, 2020
Net NetC304_2 (for IC86's feedback) passes right over LVDS signals
#57
· opened
Oct 19, 2020
by
Tomasz Wlostowski
layout
for-DEM
CLOSED
2
updated
Oct 21, 2020
With just one pair of vias, connect the fast caps first, not the big ones
#62
· opened
Oct 19, 2020
by
Tomasz Wlostowski
layout
for-DEM
CLOSED
1
updated
Oct 21, 2020
Remove soldermask from ESD strip
#63
· opened
Oct 19, 2020
by
Tomasz Wlostowski
layout
for-DEM
CLOSED
1
updated
Oct 21, 2020
C516, C245, C246 are too far from the GND via
#60
· opened
Oct 19, 2020
by
Tomasz Wlostowski
CLOSED
1
updated
Oct 19, 2020
Both R418 and R415 pull OCXO_EN down
#58
· opened
Oct 19, 2020
by
Tomasz Wlostowski
CLOSED
1
updated
Oct 19, 2020
R357 has vias placed on the pads
#54
· opened
Oct 19, 2020
by
Tomasz Wlostowski
CLOSED
1
updated
Oct 19, 2020
IC86's inductor loop could be smaller...
#56
· opened
Oct 19, 2020
by
Tomasz Wlostowski
CLOSED
1
updated
Oct 19, 2020
DELAY_OEN pullups could go to P1V8_VCCO
#51
· opened
Oct 19, 2020
by
Tomasz Wlostowski
CLOSED
1
updated
Oct 19, 2020
Fix M12V connections around IC86
#49
· opened
Oct 19, 2020
by
Tomasz Wlostowski
important
CLOSED
1
updated
Oct 19, 2020
« First
Prev
1
2
3
4
5
Next
Last »