


Input = 25 MHz
Output = 62.5 MHz
PRESC DIV = 5
FB DIV = 15
OUT DIV = 6
PR[1:0] = 01
OD[2:0] = 101

62.5MHz Clock for the DMTD
Phase Detector in FPGA (LVDS)


Change C101 to bigger value, to
increase the reset time.
Refer to WRS-workpackage
https://www.ohwr.org/projects/wr-switch-hw/work_packages/details/907/overview



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	CDCM.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2023/12/9







IC2L

PA10/ETX0
PA11/ETX1
PA12/ERX0
PA13/ERX1
PA14/ETXEN
PA15/ERXDV
PA16/ERXER
PA17/ETXCK
PA18/EMDC
PA19/EMDIO

PA27/MCI1_DA4/ETXER
PA28/MCI1_DA5/ERXCK
PA29/MCI1_DA6/ECRS
PA30/MCI1_DA7/ECOL
(Power Supply VDDIOPO)


AT91SAM9G45-CU








Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	CPU_100M_Ethernet.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2023/12/9




File name	CPU_EB11_FPGA_Memory.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2023/12/9



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


File name	CPU_IO_Ports.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2023/12/9



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


File name	CPU_JTAG.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	White Rabbit	Date	2023/12/9




Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


File name	CPU_POWER.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	White Rabbit	Date	2023/12/9



Cannot open file D:\Users\baotw\Pictures\tps53126.PNG





The voltage threshold of EN is 2.0V, the Vf-max of D4148 is 1V. Very critical, measurement shows that the 2.5V and 1.0V ramps the same speed.



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


File name	DCDC_ALL.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2023/12/9



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


File name	DCDC.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2023/12/9



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	DFF_SYNC.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2023/12/9



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	EXT_10M_IN.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2023/12/9

IC1A

BANK 12

IO_L0P_12
IO_L0N_12
IO_L1N_12
IO_L1P_12
IO_L5P_12
IO_L5N_12
IO_L10P_MRCC_12
IO_L10N_MRCC_12
IO_L4P_12
IO_L4N_VREF_12
IO_L2P_12
IO_L2N_12
IO_L6P_12
IO_L6N_12
IO_L7P_12
IO_L7N_12
IO_L14N_VREF_12
IO_L14P_12
IO_L9P_MRCC_12
IO_L9N_MRCC_12
IO_L16P_12
IO_L16N_12
IO_L11P_SRCC_12
IO_L11N_SRCC_12
IO_L12P_VRN_12
IO_L12N_VRP_12
IO_L13P_12
IO_L13N_12
IO_L3N_12
IO_L3P_12
IO_L17N_12
IO_L17P_12
IO_L18N_12
IO_L18P_12
IO_L15P_12
IO_L15N_12
IO_L8N_SRCC_12
IO_L8P_SRCC_12
IO_L19N_12
IO_L19P_12

XC6VLX240T-2FF1156I

AD25 EXT_PLL_STAT
AD26 EXT_PLL_SCLK
AD27 EXT_PLL_CS
AE27 EXT_PLL_SDI
AF28 EXT_PLL_SDO
AF29 EXT_PLL_RESET
AF30 CLK_EXT_10MHZ_2_P
AG30 CLK_EXT_10MHZ_2_N
AJ34 EXT_PLL_SYNC
AH34 EXT_PLL_REFSEL
AH33 EXT_PLL_LOCK
AH32 DAC_REF_SYNC_LJD
AL34
AK34
AH29
AH30
AK32 DAC_REF_SCLK_LJD
AK33 DAC_REF_DIN_LJD
AG27
AG28
AM33 FPGA_DBG_CLK_OUT_P
AL33 FPGA_DBG_CLK_OUT_N
AF26
AE26
AJ31
AJ32
AJ29
AJ30
AE29 REV_ID0_LJD
AE28 REV_ID1_LJD
AM32 REV_ID2_LJD
AN32 OSC_FREQ_I2_LJD
AP33 OSC_FREQ_I1_LJD
AP32 OSC_FREQ_I0_LJD
AL31
AK31
AN34 CLK_62_5MHZ_N
AN33 CLK_62_5MHZ_P
AM31
AL30

CLK_EXT_10MHZ_2_P
CLK_EXT_10MHZ_2_N

DAC_REF_DIN_LJD
DAC_REF_SYNC_LJD
DAC_REF_SCLK_LJD

R312
R311
R313
o.c.
o.c.
o.c.

EXT_PLL_CTRL


EXT_PLL_CTRL
EXT_PLL_SYNC
EXT_PLL_SDI
EXT_PLL_SDO
EXT_PLL_SCLK
EXT_PLL_REFSEL
EXT_PLL_RESET
EXT_PLL_LOCK
EXT_PLL_STAT
EXT_PLL_CS

EXT_PLL_SYNC
EXT_PLL_SDI
EXT_PLL_SDO
EXT_PLL_SCLK
EXT_PLL_REFSEL
EXT_PLL_RESET
EXT_PLL_LOCK
EXT_PLL_STAT
EXT_PLL_CS

DAC_CONTROL

DAC_DIN
DAC_SYNC
DAC_SCLK

DAC_REF_CONTROL



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	FPGA_EXT_PLL.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2023/12/9

FPGA_GPIO[0..39]

FPGA_GPIO[0..39]

IC1B

FPGA_GPIO0	AF34	IO_L8N_SRCC_13
FPGA_GPIO1	AE33	IO_L10P_MRCC_13
FPGA_GPIO2	AE34	IO_L8P_SRCC_13
FPGA_GPIO3	AD32	IO_L14P_13
FPGA_GPIO4	AD34	IO_L2P_13
FPGA_GPIO5	AC33	IO_L4P_13
FPGA_GPIO6	AC34	IO_L2N_13
FPGA_GPIO7	AB33	IO_L4N_VREF_13
FPGA_GPIO8	AB32	IO_L12P_VRN_13
FPGA_GPIO9	AA34	IO_L0P_13
FPGA_GPIO10	AA33	IO_L0N_13
FPGA_GPIO11	AA31	IO_L1N_13
FPGA_GPIO12	AB30	IO_L3P_13
FPGA_GPIO13	AC30	IO_L9N_MRCC_13
FPGA_GPIO14	AA28	IO_L7P_13
FPGA_GPIO15	AA26	IO_L17P_13
FPGA_GPIO16	AA25	IO_L6P_13
FPGA_GPIO17	AB25	IO_L19P_13
FPGA_GPIO18	AB27	IO_L15P_13
FPGA_GPIO19	AC27	IO_L15N_13
FPGA_GPIO20	AB28	IO_L13P_13
FPGA_GPIO21	AD29	IO_L11P_SRCC_13
FPGA_GPIO22	AE31	IO_L5P_13
FPGA_GPIO23	Y26	IO_L6N_13
FPGA_GPIO24	AA29	IO_L7N_13
FPGA_GPIO25	AA30	IO_L1P_13
FPGA_GPIO26	AB31	IO_L3N_13
FPGA_GPIO27	AC29	IO_L11N_SRCC_13
FPGA_GPIO28	AC32	IO_L12N_VRP_13
FPGA_GPIO29	AD30	IO_L9P_MRCC_13
FPGA_GPIO30	AD31	IO_L5N_13
FPGA_GPIO31	AE32	IO_L14N_VREF_13
FPGA_GPIO32	AF33	IO_L10N_MRCC_13
FPGA_GPIO33	AC28	IO_L13N_13
FPGA_GPIO34	AG33	IO_L16P_13
FPGA_GPIO35	AB26	IO_L17N_13
FPGA_GPIO36	AG32	IO_L16N_13
FPGA_GPIO37	AF31	IO_L18N_13
FPGA_GPIO38	AG31	IO_L18P_13
FPGA_GPIO39	AC25	IO_L19N_13


XC6VLX240T-2FF1156I

BANK 13



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	FPGA_GPIOs.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2023/12/9





XC6VLX240T-2FF11561



Power Supply Decoupling Capacitors

According to Xilinx UG366 (v2.3), page 230, the suggested filtering for the MGTAVCC and MGTAVTT power supplies is:

- One 0.22uF, size 0402, ceramic capacitor per power supply pin
- One 4.7uF, size 0402, ceramic capacitor per two Quads
- One 330uF bulk capacitor for each power supply




Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.2 (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v. 1.2 for applicable conditions.

File name	FPGA_GTX.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2023/12/9

IC1K


BANK 32



XC6VLX240T-2FF1156I


IC1J

BANK 26



XC6VLX240T-2FF1156I


BANK 35








XC6VLX240T-2FF1156I

IC1I

BANK 25




XC6VLX240T-2FF1156I



VCCO of Banks 25 and 36 is +1V8

BANK 36




XC6VLX240T-2FF1156I

Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.











File name	FPGA_Peripherals_Control.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2023/12/9





Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.2. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v. 1.2 for applicable conditions.

File name	FPGA_POWER_DGND.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2023/12/9




Cannot open file D:\Users\baotw\Pictures\AP7173.PNG





Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	LDO_ALL.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2023/12/9







Copyright CERN 2014.


This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	LDO_XO.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2023/12/9



Copyright CERN 2014.			
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohwr.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.			
File name	LVPECL_FANOUT.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2023/12/9






Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


File name	PPS.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2023/12/9



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


File name	SENSOR.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2023/12/9



Copyright CERN 2014.


This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	TOD.SchDoc		
Revision	1.5	Organization	*
Project	White Rabbit	Date	2023/12/9



Copyright CERN 2014.


This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	WDT_ARM.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	White Rabbit	Date	2023/12/9



Copyright CERN 2014.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

File name	WDT_FPGA.SchDoc		
Revision	1.5	Organization	Tsinghua University
Project	WRS-FL-SCB	Date	2023/12/9

