Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit Trigger Distribution
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
White Rabbit Trigger Distribution
Commits
e983c94f
Commit
e983c94f
authored
May 21, 2019
by
Dimitris Lampridis
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
hdl: cleanup of SPEC150T FMC-ADC signals and constraints
parent
3d1ada07
Show whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
4 additions
and
14 deletions
+4
-14
wrtd_ref_spec150t_adc.ucf
hdl/syn/wrtd_ref_spec150t_adc/wrtd_ref_spec150t_adc.ucf
+4
-3
wrtd_ref_spec150t_adc.vhd
hdl/top/wrtd_ref_spec150t_adc/wrtd_ref_spec150t_adc.vhd
+0
-11
No files found.
hdl/syn/wrtd_ref_spec150t_adc/wrtd_ref_spec150t_adc.ucf
View file @
e983c94f
...
@@ -464,6 +464,7 @@ NET "fmc0_adc_one_wire_b" IOSTANDARD = "LVCMOS25";
...
@@ -464,6 +464,7 @@ NET "fmc0_adc_one_wire_b" IOSTANDARD = "LVCMOS25";
INST "cmp0_fmc_adc_mezzanine/cmp_fmc_spi/*/Wrapped_SPI/shift/s_out" IOB = FALSE;
INST "cmp0_fmc_adc_mezzanine/cmp_fmc_spi/*/Wrapped_SPI/shift/s_out" IOB = FALSE;
INST "cmp0_fmc_adc_mezzanine/cmp_fmc_spi/*/Wrapped_SPI/clgen/clk_out" IOB = FALSE;
INST "cmp0_fmc_adc_mezzanine/cmp_fmc_spi/*/Wrapped_SPI/clgen/clk_out" IOB = FALSE;
INST "cmp0_fmc_adc_mezzanine/cmp_fmc_onewire/*/Wrapped_1wire/owr_oen_1" IOB = FALSE;
#----------------------------------------
#----------------------------------------
# Clocks
# Clocks
...
@@ -480,7 +481,7 @@ TIMESPEC TS_fmc0_adc_dco_n_i = PERIOD "fmc0_adc_dco_n_i" 2.5 ns HIGH 50%;
...
@@ -480,7 +481,7 @@ TIMESPEC TS_fmc0_adc_dco_n_i = PERIOD "fmc0_adc_dco_n_i" 2.5 ns HIGH 50%;
# More info in the UCF file found in the "user_design/par" of the generated core.
# More info in the UCF file found in the "user_design/par" of the generated core.
NET "cmp_ddr0_ctrl_bank/*/c?_pll_lock" TIG;
NET "cmp_ddr0_ctrl_bank/*/c?_pll_lock" TIG;
NET "cmp_ddr0_ctrl_bank/*/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode" TIG;
NET "cmp_ddr0_ctrl_bank/*/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode" TIG;
#NET "cmp_ddr0_ctrl_bank/*/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL"
TIG;
NET "cmp_ddr0_ctrl_bank/*/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*"
TIG;
#ERR NET "cmp_ddr0_ctrl_bank/*/mcb_soft_calibration_inst/SELFREFRESH_MCB_REQ" TIG;
#ERR NET "cmp_ddr0_ctrl_bank/*/mcb_soft_calibration_inst/SELFREFRESH_MCB_REQ" TIG;
#----------------------------------------
#----------------------------------------
...
...
hdl/top/wrtd_ref_spec150t_adc/wrtd_ref_spec150t_adc.vhd
View file @
e983c94f
...
@@ -476,12 +476,6 @@ architecture arch of wrtd_ref_spec150t_adc is
...
@@ -476,12 +476,6 @@ architecture arch of wrtd_ref_spec150t_adc is
-- MT TM interface
-- MT TM interface
signal
tm
:
t_mt_timing_if
;
signal
tm
:
t_mt_timing_if
;
signal
fmc0_scl_out
:
std_logic
:
=
'1'
;
signal
fmc0_sda_out
:
std_logic
:
=
'1'
;
attribute
iob
:
string
;
attribute
iob
of
pps
:
signal
is
"FORCE"
;
-- IO for CSR registers
-- IO for CSR registers
signal
csr_regin
:
t_carrier_csr_in_registers
;
signal
csr_regin
:
t_carrier_csr_in_registers
;
signal
csr_regout
:
t_carrier_csr_out_registers
;
signal
csr_regout
:
t_carrier_csr_out_registers
;
...
@@ -858,11 +852,6 @@ begin -- architecture arch
...
@@ -858,11 +852,6 @@ begin -- architecture arch
carrier_onewire_b
<=
'0'
when
onewire_oe
=
'1'
else
'Z'
;
carrier_onewire_b
<=
'0'
when
onewire_oe
=
'1'
else
'Z'
;
onewire_data
<=
carrier_onewire_b
;
onewire_data
<=
carrier_onewire_b
;
-- fmc i2c
fmc0_scl_b
<=
'0'
when
(
fmc0_scl_out
=
'0'
)
else
'Z'
;
fmc0_sda_b
<=
'0'
when
(
fmc0_sda_out
=
'0'
)
else
'Z'
;
------------------------------------------------------------------------------
------------------------------------------------------------------------------
-- GN4124 DMA interrupt controller
-- GN4124 DMA interrupt controller
------------------------------------------------------------------------------
------------------------------------------------------------------------------
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment