Discipline the ADC sampling clock with WR
Discipline the 100MHz sampling clock with WR, in order to have multiple ADCs with synchonized sampling.
Discipline the 100MHz sampling clock with WR, in order to have multiple ADCs with synchonized sampling.