Xilinx ISE fails to infer dpram with byte-write enables
Xilinx ISE has problems inferring dual-port RAM memory with byte select inputs. Instead of feeding byte-writes directly to BRAM it generates a structure with many LUTs to implement such functionality. This works, but takes much more FPGA Slices than needed to implement WR PTP Core.