SoftPLL: improve locking to external clock
Rewrite external channel of SoftPLL to improve locking to 10MHz & 1PPS from atomic clock/GPSDO. This update replaces the bang-bang phase detector we used up till now with DMTD-based locking.
This HDL update is required for the fix of locking issue described in wr-switch-sw project