Skip to content
GitLab
Explore
Sign in
Projects
FMC DIO 5ch TTL a
Issues
#8
V1-1 - PCB layer stack unclear
Layer 2 should be marked as POWER plane instead of SIGNAL LAYER.