Skip to content
GitLab
Explore
Sign in
Projects
Wishbone slave generator
Issues
#11
Memory interface as a record in VHDL
Would be nice to have also memory interface as a record.