Overview

This project contains all the HDL necessary for the FPGA of the WR switch.

Issue tracking

View all issues

Members

Manager: Javier Serrano, Tomasz Wlostowski
Developer: Maciej Lipinski