Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
A
Artix Trivial FMC Carrier ATFC
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Artix Trivial FMC Carrier ATFC
Repository
7e7b30a14d8a615124d2e574f33ddfdee78bf5c7
Switch branch/tag
atfc
hardware
altium
Project Logs for atfc
History
Find file
Select Archive Format
Source code
Download zip
Download tar.gz
Download tar.bz2
Download tar
Schematic almost complete.
· 7e7b30a1
Samer Kilani
authored
Feb 02, 2017
To do: Assign IO pins
7e7b30a1
Name
Last commit
Last update
..
Config SCH ECO 01-02-2017 15-46-31.LOG
Loading commit data...
Config SCH ECO 2-2-2017 10-48-26 AM.LOG
Loading commit data...
Config SCH ECO 23-1-2017 12-53-38 PM.LOG
Loading commit data...
Config SCH ECO 24-1-2017 12-21-58 PM.LOG
Loading commit data...
Config SCH ECO 24-1-2017 12-23-03 PM.LOG
Loading commit data...
FMC SCH ECO 23-1-2017 12-53-38 PM.LOG
Loading commit data...
FMC SCH ECO 24-1-2017 12-21-58 PM.LOG
Loading commit data...
FMC SCH ECO 24-1-2017 12-23-03 PM.LOG
Loading commit data...
FPGA_Banks1 SCH ECO 2-2-2017 10-48-26 AM.LOG
Loading commit data...
FPGA_Banks1 SCH ECO 23-1-2017 12-53-38 PM.LOG
Loading commit data...
FPGA_Banks1 SCH ECO 24-1-2017 12-21-58 PM.LOG
Loading commit data...
FPGA_Banks1 SCH ECO 24-1-2017 12-23-03 PM.LOG
Loading commit data...
FPGA_Banks2 SCH ECO 2-2-2017 10-48-26 AM.LOG
Loading commit data...
FPGA_Banks2 SCH ECO 23-1-2017 12-53-38 PM.LOG
Loading commit data...
FPGA_Banks2 SCH ECO 24-1-2017 12-21-58 PM.LOG
Loading commit data...
FPGA_Banks2 SCH ECO 24-1-2017 12-23-03 PM.LOG
Loading commit data...
FPGA_PWR SCH ECO 2-2-2017 10-48-26 AM.LOG
Loading commit data...
FPGA_PWR SCH ECO 23-1-2017 12-53-38 PM.LOG
Loading commit data...
FPGA_PWR SCH ECO 24-1-2017 12-21-58 PM.LOG
Loading commit data...
FPGA_PWR SCH ECO 24-1-2017 12-23-03 PM.LOG
Loading commit data...
IO SCH ECO 2-2-2017 10-48-26 AM.LOG
Loading commit data...
IO SCH ECO 23-1-2017 12-53-38 PM.LOG
Loading commit data...
IO SCH ECO 24-1-2017 12-21-58 PM.LOG
Loading commit data...
IO SCH ECO 24-1-2017 12-23-03 PM.LOG
Loading commit data...
PWR_APD5052 SCH ECO 2-2-2017 10-48-26 AM.LOG
Loading commit data...
PWR_APD5052 SCH ECO 23-1-2017 12-53-38 PM.LOG
Loading commit data...
PWR_APD5052 SCH ECO 24-1-2017 12-21-58 PM.LOG
Loading commit data...
PWR_APD5052 SCH ECO 24-1-2017 12-23-03 PM.LOG
Loading commit data...
Regulators SCH ECO 2-2-2017 10-48-26 AM.LOG
Loading commit data...
Regulators SCH ECO 23-1-2017 12-53-38 PM.LOG
Loading commit data...
Regulators SCH ECO 24-1-2017 12-21-58 PM.LOG
Loading commit data...
Regulators SCH ECO 24-1-2017 12-23-03 PM.LOG
Loading commit data...
SFP SCH ECO 23-1-2017 12-53-38 PM.LOG
Loading commit data...
SFP SCH ECO 24-1-2017 12-21-58 PM.LOG
Loading commit data...
SFP SCH ECO 24-1-2017 12-23-03 PM.LOG
Loading commit data...
atfc PCB ECO 19-1-2017 11-12-00 AM.LOG
Loading commit data...
atfc PCB ECO 19-1-2017 11-14-37 AM.LOG
Loading commit data...