Previously we had an extra path to decode the
current state and output the FSM outputs.

This incurred longer long timing paths.
Now, we output the FSM outputs before
changing the state. This , in effect,
exhibits the same behaviour for other
modules, but improves timing closure.