This is necessary in cases where the polarity
of the internal FPGA tristate buffers means
different things than the external FPGA tristate
buffers, such as for the AFCv3 SN74AVC1T45 buffers.