Ths is probably related to VHDL <-> Verilog mixed compilation.
Attach a file by drag & drop or click to upload
