Skip to content
GitLab
Explore
Sign in
Projects
Beam Positoning Monitor - Gateware
Repository
bpm-gw
hdl
ip_cores
pcie
7k325ffg900
ddr_core.xco
Find file
Blame
History
Permalink
Lower DDR SDRAM clock freq. because eval board doesn't support frequencies higher than 400MHz
· bf43ca2d
Adrian Byszuk
authored
Apr 05, 2013
bf43ca2d