Skip to content
GitLab
Explore
Sign in
Projects
Beam Positoning Monitor - Gateware
Repository
bpm-gw
..
full_tb_mux
axi_interconnect_wrapper.vhd
Find file
Blame
History
Permalink
testbench/*/wb_acq_core_test/**: add VHDL wrapper as modelsim errors otherwise
· 5c80e048
Lucas Russo
authored
Jan 05, 2016
Ths is probably related to VHDL <-> Verilog mixed compilation.
5c80e048