-
Lucas Russo authored
Otherwise we fail timing analysis as reset signals fail to meet tight (and unnecessary) constraints (2 ns for interclock constraints)
7dc4aeca
Otherwise we fail timing analysis as reset signals fail to meet tight (and unnecessary) constraints (2 ns for interclock constraints)