Skip to content
GitLab
Explore
Sign in
Projects
Beam Positoning Monitor - Gateware
Repository
bpm-gw
hdl
top
afc_v3
vivado
dbe_bpm
ddr_core.xdc
Find file
Blame
History
Permalink
top/afc_v3/vivado/dbe_bpm/*.xdc: update timing constraints
· edc62ae5
Lucas Russo
authored
Dec 02, 2015
As we now use the PCIe and DDR generated cores, we update some net names here.
edc62ae5