In our design the UI interface *_rdy signals are only muxed to the
DDR3 controller when the PCIe core had granted access to it. Otherwise,
it keeps the signals low.