This module could be used to measure the difference between writes
from the APP and the WDF DDR3 interfaces, as we can't have more
than 2 clock cycles delay after the APP command has been issued.
See ug586, Zynq-7000 SoC and 7 Series Devices Memory Interface
Solutuions, page 156.