Skip to content

B
Beam Positoning Monitor - Software
Commit bd1bf457 authored by Lucas Russo's avatar Lucas Russo
Browse files
Options

sm_io/chips/*isla216p.c: add ISLA216P interface

parent 6eee13d6
Expand all Hide whitespace changes
Inline Side-by-side
Showing with 523 additions and 0 deletions
include/chips/isla216p_regs.h 0 → 100644
View file @ bd1bf457
This diff is collapsed.
include/chips/sm_ch_isla216p_defaults.h 0 → 100644
View file @ bd1bf457
/*
* Copyright (C) 2016 LNLS (www.lnls.br)
* Author: Lucas Russo <lucas.russo@lnls.br>
*
* Released according to the GNU GPL, version 3 or any later version.
*/
#ifndef _SMCH_ISLA216P_DEFAULTS_H_
#define _SMCH_ISLA216P_DEFAULTS_H_
#include "chips/isla216p_regs.h"
#endif
include/sm_ch_isla216p.h 0 → 100644
View file @ bd1bf457
/*
* Copyright (C) 2014 LNLS (www.lnls.br)
* Author: Lucas Russo <lucas.russo@lnls.br>
*
* Released according to the GNU GPL, version 3 or any later version.
*/
#ifndef _SM_CH_ISLA216P_H_
#define _SM_CH_ISLA216P_H_
#ifdef __cplusplus
extern "C" {
#endif
/***************** Our methods *****************/
/* Creates a new instance of the SMCH ISLA216P */
smch_isla216p_t * smch_isla216p_new (smio_t *parent, uint64_t base, uint32_t ss,
int verbose);
/* Destroy an instance of the SMCH ISLA216P */
smch_err_e smch_isla216p_destroy (smch_isla216p_t **self_p);
/* Read/Write to/from ISLA216P Registers */
smch_err_e smch_isla216p_write_8 (smch_isla216p_t *self, uint8_t addr,
const uint8_t *data);
smch_err_e smch_isla216p_read_8 (smch_isla216p_t *self, uint8_t addr,
uint8_t *data);
/* ISLA216P Test functions */
smch_err_e smch_isla216p_set_test_mode (smch_isla216p_t *self, uint8_t mode);
#ifdef __cplusplus
}
#endif
#endif
src/sm_io/chips/chips.mk
View file @ bd1bf457
......@@ -4,6 +4,7 @@ sm_io_chips_DIR = $(SRC_DIR)/sm_io/chips
# more objects to this target. This is done in the hal.mk
# makefile
sm_io_chips_OBJS = $(sm_io_chips_DIR)/sm_ch_ad9510.o \
$(sm_io_chips_DIR)/sm_ch_isla216p.o \
$(sm_io_chips_DIR)/sm_ch_24aa64.o \
$(sm_io_chips_DIR)/sm_ch_pca9547.o \
$(sm_io_chips_DIR)/sm_ch_si57x.o \
......
src/sm_io/chips/sm_ch_isla216p.c 0 → 100644
View file @ bd1bf457
/*
* Copyright (C) 2016 LNLS (www.lnls.br)
* Author: Lucas Russo <lucas.russo@lnls.br>
*
* Released according to the GNU GPL, version 3 or any later version.
*/
#include "bpm_server.h"
/* Undef ASSERT_ALLOC to avoid conflicting with other ASSERT_ALLOC */
#ifdef ASSERT_TEST
#undef ASSERT_TEST
#endif
#define ASSERT_TEST(test_boolean, err_str, err_goto_label, /* err_core */ ...) \
ASSERT_HAL_TEST(test_boolean, SM_CH, "[sm_ch:isla216p]", \
err_str, err_goto_label, /* err_core */ __VA_ARGS__)
#ifdef ASSERT_ALLOC
#undef ASSERT_ALLOC
#endif
#define ASSERT_ALLOC(ptr, err_goto_label, /* err_core */ ...) \
ASSERT_HAL_ALLOC(ptr, SM_CH, "[sm_ch:isla216p]", \
smch_err_str(SMCH_ERR_ALLOC), \
err_goto_label, /* err_core */ __VA_ARGS__)
#ifdef CHECK_ERR
#undef CHECK_ERR
#endif
#define CHECK_ERR(err, err_type) \
CHECK_HAL_ERR(err, SM_CH, "[sm_ch:isla216p]", \
smch_err_str (err_type))
#define SMCH_ISLA216P_WAIT_TRIES 10
#define SMCH_ISLA216P_NAME "SPI_ISLA216P"
#define SMCH_ISLA216P_USECS_WAIT 1000
#define SMCH_ISLA216P_WAIT(usecs) usleep(usecs)
#define SMCH_ISLA216P_WAIT_DFLT SMCH_ISLA216P_WAIT(SMCH_ISLA216P_USECS_WAIT)
struct _smch_isla216p_t {
smpr_t *spi; /* SPI protocol object */
uint32_t ss; /* Slave select line for this ISLA216P chip */
};
static smch_err_e _smch_isla216p_init (smch_isla216p_t *self);
/* Read/Write 1-byte functions */
static ssize_t _smch_isla216p_write_8 (smch_isla216p_t *self, uint8_t addr,
const uint8_t *data);
static ssize_t _smch_isla216p_read_8 (smch_isla216p_t *self, uint8_t addr,
uint8_t *data);
/* Creates a new instance of the SMCH ISLA216P */
smch_isla216p_t * smch_isla216p_new (smio_t *parent, uint64_t base, uint32_t ss,
int verbose)
{
(void) verbose;
assert (parent);
smch_isla216p_t *self = (smch_isla216p_t *) zmalloc (sizeof *self);
ASSERT_ALLOC(self, err_self_alloc);
self->spi = smpr_new (SMCH_ISLA216P_NAME, parent, SMPR_SPI, verbose);
ASSERT_ALLOC(self->spi, err_spi_alloc);
spi_proto_args_t spi_args = {
.sys_freq = SM_PR_SPI_DFLT_SYS_FREQ,
.spi_freq = SM_PR_SPI_DFLT_SPI_FREQ,
.init_config = SM_PR_SPI_DFLT_SPI_CONFIG,
.bidir = true
};
/* Initalize the SPI protocol */
int smpr_err = smpr_open (self->spi, base, &spi_args);
ASSERT_TEST(smpr_err == 0, "Could not initialize SMPR protocol", err_smpr_init);
self->ss = ss;
DBE_DEBUG (DBG_SM_CH | DBG_LVL_INFO, "[sm_ch:isla216p] Created instance of SMCH\n");
smch_err_e err = _smch_isla216p_init (self);
ASSERT_TEST(err == SMCH_SUCCESS, "Could not initialize ISLA216P", err_smch_init);
return self;
err_smch_init:
smpr_release (self->spi);
err_smpr_init:
smpr_destroy (&self->spi);
err_spi_alloc:
free (self);
err_self_alloc:
return NULL;
}
/* Destroy an instance of the SMCH ISLA216P */
smch_err_e smch_isla216p_destroy (smch_isla216p_t **self_p)
{
assert (self_p);
if (*self_p) {
smch_isla216p_t *self = *self_p;
smpr_release (self->spi);
smpr_destroy (&self->spi);
free (self);
*self_p = NULL;
}
return SMCH_SUCCESS;
}
smch_err_e smch_isla216p_write_8 (smch_isla216p_t *self, uint8_t addr,
const uint8_t *data)
{
return (_smch_isla216p_write_8 (self, addr, data) == sizeof(uint8_t))?
SMCH_SUCCESS : SMCH_ERR_RW_SMPR;
}
smch_err_e smch_isla216p_read_8 (smch_isla216p_t *self, uint8_t addr,
uint8_t *data)
{
return (_smch_isla216p_read_8 (self, addr, data) == sizeof(uint8_t))?
SMCH_SUCCESS : SMCH_ERR_RW_SMPR;
}
smch_err_e smch_isla216p_set_test_mode (smch_isla216p_t *self, uint8_t mode)
{
smch_err_e err = SMCH_SUCCESS;
uint8_t data = 0;
err = _smch_isla216p_read_8 (self, ISLA216P_REG_TESTIO, &data);
ASSERT_TEST(err == SMCH_SUCCESS, "Could not read from TESTIO register",
err_smpr_read, SMCH_ERR_RW_SMPR);
data = (data & ~ISLA216P_TESTIO_OUTMODE_MASK) | ISLA216P_TESTIO_OUTMODE_W(mode);
err = _smch_isla216p_write_8 (self, ISLA216P_REG_TESTIO, &data);
ASSERT_TEST(err == SMCH_SUCCESS, "Could not write to TESTIO register",
err_smpr_write, SMCH_ERR_RW_SMPR);
err_smpr_write:
err_smpr_read:
return err;
}
/***************** Static functions *****************/
static smch_err_e _smch_isla216p_init (smch_isla216p_t *self)
{
smch_err_e err = SMCH_SUCCESS;
ssize_t rw_err = -1;
/* Reset registers,
* Turn on Long Instruction bit */
uint8_t data = ISLA216P_PORTCONFIG_SOFT_RESET;
DBE_DEBUG (DBG_SM_CH | DBG_LVL_INFO,
"[sm_ch:isla216p] Writing 0x%02X to addr 0x%02X\n", data, ISLA216P_REG_PORTCONFIG);
rw_err = _smch_isla216p_write_8 (self, ISLA216P_REG_PORTCONFIG, &data);
ASSERT_TEST(rw_err == sizeof(uint8_t), "Could not write to ISLA216P_REG_PORTCONFIG",
err_smpr_write, SMCH_ERR_RW_SMPR);
/* Clear reset */
data &= ~ISLA216P_PORTCONFIG_SOFT_RESET;
rw_err = _smch_isla216p_write_8 (self, ISLA216P_REG_PORTCONFIG, &data);
ASSERT_TEST(rw_err == sizeof(uint8_t), "Could not write to ISLA216P_REG_PORTCONFIG",
err_smpr_write, SMCH_ERR_RW_SMPR);
err_smpr_write:
return err;
}
static ssize_t _smch_isla216p_write_8 (smch_isla216p_t *self, uint8_t addr,
const uint8_t *data)
{
ssize_t err = sizeof(uint8_t);
/* We do only 24-bit cycles composed of:
*
* 16-bit instruction bits + 8-bit data bits
*
* Source: ISLA216P datasheet, pages 22,23,24
* */
/* We transmit a WRITE operation, with 1 byte transfer, with address as "addr"
* and data as "data" */
uint32_t __data = ~ISLA216P_HDR_RW & (
ISLA216P_HDR_BT_W(0x0) |
ISLA216P_HDR_ADDR_W(addr) |
ISLA216P_DATA_W(*data)
);
uint32_t flags = SMPR_PROTO_SPI_SS_FLAGS_W(self->ss) |
SMPR_PROTO_SPI_CHARLEN_FLAGS_W(ISLA216P_TRANS_SIZE);
ssize_t smpr_err = smpr_write_32 (self->spi, 0, &__data, flags);
ASSERT_TEST(smpr_err == sizeof(uint32_t), "Could not write to SMPR",
err_smpr_write, -1);
err_smpr_write:
return err;
}
static ssize_t _smch_isla216p_read_8 (smch_isla216p_t *self, uint8_t addr,
uint8_t *data)
{
ssize_t err = sizeof(uint8_t);
/* We do Instruction + Data transactions composed of:
*
* 16-bit instruction bits + 8-bit data bits (up to 4 beats)
*
* Source: ISLA216P datasheet, pages 22,23,24
* */
/* We transmit a READ operation, with 1 byte transfer, with address as "addr" */
uint32_t __data = ISLA216P_HDR_RW | (
ISLA216P_HDR_BT_W(0x0) |
ISLA216P_HDR_ADDR_W(addr)
);
uint32_t flags = SMPR_PROTO_SPI_SS_FLAGS_W(self->ss) |
SMPR_PROTO_SPI_CHARLEN_FLAGS_W(ISLA216P_TRANS_SIZE);
ssize_t smpr_err = smpr_read_32 (self->spi, 0, &__data, flags);
ASSERT_TEST(smpr_err == sizeof(uint32_t), "Could not write to SMPR",
err_smpr_write, -1);
/* Only the 8 LSB are valid for one byte reading (ISLA216P_HDR_BT_W(0x0)) */
memcpy(data, &__data, sizeof(uint8_t));
err_smpr_write:
return err;
}
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment