Small modifications to account for very short pulses of 250ns. Previously module…

Small modifications to account for very short pulses of 250ns. Previously module would not work properly for the required 2MHz frequency

Small modifications to account for very short pulses of 250ns. Previously module…
Small modifications to account for very short pulses of 250ns. Previously module would not work properly for the required 2MHz frequency
ba6430bd · Denia Bouhired-Ferrag · 7aabf27e · ba6430bd
Commit ba6430bd authored Dec 19, 2016 by Denia Bouhired-Ferrag
Hide whitespace changes
Inline Side-by-side

Showing with 13 additions and 3 deletions

conv_pulse_gen.vhd modules/conv_pulse_gen.vhd +13 -3

No files found.
--- a/modules/conv_pulse_gen.vhd
+++ b/modules/conv_pulse_gen.vhd
@@ -51,6 +51,8 @@
 --                                   side.
 --    24-07-2014   Theodor Stana     Added g_with_fixed_pwidth generic and
 --                                   subsequent logic.
+--    19-12-2016   Denia Bouhired    Small modification to FSM to allow for very short 250ns pulses.
+
 --==============================================================================
 -- TODO: -
 --==============================================================================
@@ -284,16 +286,23 @@ gen_with_fixed_pwidth : if (g_with_fixed_pwidth = true) generate
            end if;

          ---------------------------------------------------------------------
-          -- GEN_GF_OFF
+          -- GEN_GF_OFFc
          ---------------------------------------------------------------------
          -- Extend the generated pulse to the required pulse width.
          ---------------------------------------------------------------------
          when GEN_GF_OFF =>
          -- Pulse logic and state change
            pulse_cnt <= pulse_cnt + 1;
-            if (pulse_cnt = c_max_gen_gf_off) then
+            if pulse_cnt = c_max_gen_gf_off then 
              state <= REJ_GF_OFF;
            end if;
+			
+			if c_max_gen_gf_off = 0 then
+				
+				state <= REJ_GF_OFF;
+				pulse_gf_off_rst <= '1';
+			  
+			end if;

          -- Pulse error assignment
            pulse_err_p_o <= '0';
@@ -310,7 +319,8 @@ gen_with_fixed_pwidth : if (g_with_fixed_pwidth = true) generate
          -- Pulse logic and state change
            pulse_gf_off_rst <= '1';
            pulse_cnt        <= pulse_cnt + 1;
-            if (pulse_cnt = c_max_rej_gf_off) then
+            if (pulse_cnt = c_max_rej_gf_off or c_max_rej_gf_off = 5) then -- second condition in 
+										--the OR added to allow very short pulses of 250ns through
              state <= IDLE;
            end if;