Skip to content
GitLab
Explore
Sign in
Projects
Conv TTL Blocking
Repository
conv-ttl-blo
hdl
rtl
i2c_slave_wb_master
rtl
gc_counter.vhd
Find file
Blame
History
Permalink
Cleanning the code. Changing Xilinx FIFO cores for hand-type VHDL modules.
· 689c0a0b
gilsoriano
authored
Nov 08, 2011
689c0a0b