HDL with functionality of old Repeater Boards (plus alarm to take care of transfos). Timetags not tested but implemented fsm of FIFO and RAM handler and I2C master&slave needs wishbone wrapper.