Commit e50c3ac4 authored by Michal Gaska's avatar Michal Gaska

CPCIs backplane with extra LVDS

parents
This source diff could not be displayed because it is too large. You can view the blob instead.
EESchema-DOCLIB Version 2.0
#
#End Doc Library
This source diff could not be displayed because it is too large. You can view the blob instead.
This diff is collapsed.
This diff is collapsed.
This source diff could not be displayed because it is too large. You can view the blob instead.
This source diff could not be displayed because it is too large. You can view the blob instead.
This diff is collapsed.
This diff is collapsed.
(module "Capacitors SMD:CAPC1005X55N" (layer F.Cu) (tedit 0)
(descr "Capacitor, Non-Polarized, Chip; 1.00mm L X 0.50mm W X 0.70mm H, IPC Medium Density")
(attr smd)
(fp_text reference C1 (at 0 -1.526 -180) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value CC0402_10NF_16V_10%_X7R (at 0 1.526 -180) (layer F.Fab) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -0.525 -0.275) (end 0.525 -0.275) (layer F.Fab) (width 0.1))
(fp_line (start 0.525 0.275) (end 0.525 -0.275) (layer F.Fab) (width 0.1))
(fp_line (start -0.525 0.275) (end 0.525 0.275) (layer F.Fab) (width 0.1))
(fp_line (start -0.525 0.275) (end -0.525 -0.275) (layer F.Fab) (width 0.1))
(fp_line (start -0.91 0.46) (end 0.91 0.46) (layer F.CrtYd) (width 0.05))
(fp_line (start 0.91 0.46) (end 0.91 -0.46) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.91 -0.46) (end 0.91 -0.46) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.91 0.46) (end -0.91 -0.46) (layer F.CrtYd) (width 0.05))
(pad 2 smd rect (at 0.45 0) (size 0.62 0.62) (layers F.Cu F.Paste F.Mask))
(pad 1 smd rect (at -0.45 0) (size 0.62 0.62) (layers F.Cu F.Paste F.Mask))
(model CAPC1005X55N.stp
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
(module Pads:FIDUCIAL_TOP_S100-200 (layer F.Cu) (tedit 0)
(descr "Square Fiducial Target, Top Layer, 1.0mm, Top Solder 2.0mm, Keepout =2.0mm")
(attr smd)
(fp_text reference FTG1 (at 0 -2.415) (layer F.SilkS) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value FIDUCIAL_TARGET_C100-200 (at 0 2.415) (layer F.Fab) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(pad 1 smd rect (at 0 0 225) (size 1 1) (layers F.Cu F.Paste F.Mask)
(solder_mask_margin 0.5) (solder_paste_margin -0.51))
)
This diff is collapsed.
(module Pads:MTG270 (layer F.Cu) (tedit 5EA98921)
(descr "Non Plated Through Hole: Hole Dia.=2.7mm")
(fp_text reference B5 (at 0 -2.351) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value NON-PLATED_HOLE2.7 (at 0 2.351) (layer F.Fab) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(pad "" np_thru_hole circle (at 0 0) (size 2.7 2.7) (drill 2.7) (layers *.Cu)
(clearance 3))
)
(module Pads:MTG270_500 (layer F.Cu) (tedit 0)
(descr "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm")
(fp_text reference B1 (at 0 -3.602) (layer F.SilkS) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value PLATED_HOLE2.7_PAD5.0 (at 0 3.602) (layer F.Fab) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(pad 1 thru_hole circle (at 0 0) (size 5 5) (drill 2.7) (layers *.Cu *.Mask))
)
(module NetTie:NetTie-2_SMD_Pad0.5mm (layer F.Cu) (tedit 5A1CF6D3)
(descr "Net tie, 2 pin, 0.5mm square SMD pads")
(tags "net tie")
(attr virtual)
(fp_text reference NT1 (at -2.42824 -0.17622 180) (layer F.SilkS) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value Net-Tie_2 (at 0 1.2 180) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_poly (pts (xy -0.5 -0.25) (xy 0.5 -0.25) (xy 0.5 0.25) (xy -0.5 0.25)) (layer F.Cu) (width 0))
(fp_line (start 1 -0.5) (end -1 -0.5) (layer F.CrtYd) (width 0.05))
(fp_line (start 1 0.5) (end 1 -0.5) (layer F.CrtYd) (width 0.05))
(fp_line (start -1 0.5) (end 1 0.5) (layer F.CrtYd) (width 0.05))
(fp_line (start -1 -0.5) (end -1 0.5) (layer F.CrtYd) (width 0.05))
(pad 1 smd circle (at -0.5 0) (size 0.5 0.5) (layers F.Cu))
(pad 2 smd circle (at 0.5 0) (size 0.5 0.5) (layers F.Cu))
)
(module "Resistors SMD:RESC1005X40N" (layer F.Cu) (tedit 0)
(descr "Chip Resistor, EIA 0402, Metric 1005, Body 1.0x0.5mm, IPC Medium Density")
(attr smd)
(fp_text reference R1 (at -1.7018 0.0092 180) (layer F.SilkS)
(effects (font (size 0.7 0.7) (thickness 0.15)))
)
(fp_text value R0402_1K_1%_0.0625W_100PPM (at 0 1.526 180) (layer F.Fab) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -0.5 0.25) (end -0.5 -0.25) (layer F.Fab) (width 0.1))
(fp_line (start -0.5 -0.25) (end 0.5 -0.25) (layer F.Fab) (width 0.1))
(fp_line (start 0.5 0.25) (end 0.5 -0.25) (layer F.Fab) (width 0.1))
(fp_line (start -0.5 0.25) (end 0.5 0.25) (layer F.Fab) (width 0.1))
(fp_line (start -0.91 0.46) (end -0.91 -0.46) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.91 -0.46) (end 0.91 -0.46) (layer F.CrtYd) (width 0.05))
(fp_line (start 0.91 0.46) (end 0.91 -0.46) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.91 0.46) (end 0.91 0.46) (layer F.CrtYd) (width 0.05))
(pad 2 smd rect (at 0.47 0 90) (size 0.62 0.58) (layers F.Cu F.Paste F.Mask))
(pad 1 smd rect (at -0.47 0 90) (size 0.62 0.58) (layers F.Cu F.Paste F.Mask))
(model RESC1005X40N.stp
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
This diff is collapsed.
(module "Fasteners & Fixings:WURTH_7461057" (layer F.Cu) (tedit 5EA7F4D9)
(descr "7x7x6mm REDCUBE Press-Fit with Internsl Threaded Hole M3,Two Rows Pin-Plate WP-BUTR")
(fp_text reference BUSH1 (at 0 -6.35) (layer F.SilkS) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value WURTH_7461057 (at 0 5.08) (layer F.Fab) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_circle (center 0 0) (end 1.229 0) (layer F.Fab) (width 0.1))
(fp_circle (center 0 0) (end 1.559 0) (layer F.Fab) (width 0.1))
(fp_circle (center 0 0) (end 3.5 0) (layer F.Fab) (width 0.1))
(fp_line (start 4 4) (end 4 -4) (layer F.Fab) (width 0.1))
(fp_line (start -4 4) (end 4 4) (layer F.Fab) (width 0.1))
(fp_line (start -4 -4) (end 4 -4) (layer F.Fab) (width 0.1))
(fp_line (start -4 4) (end -4 -4) (layer F.Fab) (width 0.1))
(fp_line (start -0.5 0) (end 0 0) (layer Cmts.User) (width 0.1))
(fp_line (start 0 0) (end 0 -0.5) (layer Cmts.User) (width 0.1))
(fp_line (start 0 0.5) (end 0 0) (layer Cmts.User) (width 0.1))
(fp_line (start 0 0) (end 0.5 0) (layer Cmts.User) (width 0.1))
(fp_line (start 0 2.54) (end 0 2.04) (layer Cmts.User) (width 0.1))
(fp_line (start 0 3.04) (end 0 2.54) (layer Cmts.User) (width 0.1))
(fp_line (start -0.5 2.54) (end 0 2.54) (layer Cmts.User) (width 0.1))
(fp_line (start 0 2.54) (end 0.5 2.54) (layer Cmts.User) (width 0.1))
(fp_line (start 0 -2.54) (end 0 -3.04) (layer Cmts.User) (width 0.1))
(fp_line (start 0 -2.04) (end 0 -2.54) (layer Cmts.User) (width 0.1))
(fp_line (start -0.5 -2.54) (end 0 -2.54) (layer Cmts.User) (width 0.1))
(fp_line (start 0 -2.54) (end 0.5 -2.54) (layer Cmts.User) (width 0.1))
(fp_line (start 2.54 2.54) (end 2.54 2.04) (layer Cmts.User) (width 0.1))
(fp_line (start 2.54 3.04) (end 2.54 2.54) (layer Cmts.User) (width 0.1))
(fp_line (start 2.04 2.54) (end 2.54 2.54) (layer Cmts.User) (width 0.1))
(fp_line (start 2.54 2.54) (end 3.04 2.54) (layer Cmts.User) (width 0.1))
(fp_line (start 2.54 -2.54) (end 2.54 -3.04) (layer Cmts.User) (width 0.1))
(fp_line (start 2.54 -2.04) (end 2.54 -2.54) (layer Cmts.User) (width 0.1))
(fp_line (start 2.04 -2.54) (end 2.54 -2.54) (layer Cmts.User) (width 0.1))
(fp_line (start 2.54 -2.54) (end 3.04 -2.54) (layer Cmts.User) (width 0.1))
(fp_line (start -2.54 2.54) (end -2.54 2.04) (layer Cmts.User) (width 0.1))
(fp_line (start -2.54 3.04) (end -2.54 2.54) (layer Cmts.User) (width 0.1))
(fp_line (start -3.04 2.54) (end -2.54 2.54) (layer Cmts.User) (width 0.1))
(fp_line (start -2.54 2.54) (end -2.04 2.54) (layer Cmts.User) (width 0.1))
(fp_line (start -2.54 -2.54) (end -2.54 -3.04) (layer Cmts.User) (width 0.1))
(fp_line (start -2.54 -2.04) (end -2.54 -2.54) (layer Cmts.User) (width 0.1))
(fp_line (start -3.04 -2.54) (end -2.54 -2.54) (layer Cmts.User) (width 0.1))
(fp_line (start -2.54 -2.54) (end -2.04 -2.54) (layer Cmts.User) (width 0.1))
(fp_line (start -3.5 1.487) (end -3.5 -1.487) (layer F.SilkS) (width 0.1))
(fp_line (start -1.487 3.5) (end -1.053 3.5) (layer F.SilkS) (width 0.1))
(fp_line (start 1.053 3.5) (end 1.487 3.5) (layer F.SilkS) (width 0.1))
(fp_line (start 3.5 1.487) (end 3.5 -1.487) (layer F.SilkS) (width 0.1))
(fp_line (start -1.487 -3.5) (end -1.053 -3.5) (layer F.SilkS) (width 0.1))
(fp_line (start 1.053 -3.5) (end 1.487 -3.5) (layer F.SilkS) (width 0.1))
(fp_line (start -3.5 -3.5) (end 3.5 -3.5) (layer F.Fab) (width 0.1))
(fp_line (start 3.5 3.5) (end 3.5 -3.5) (layer F.Fab) (width 0.1))
(fp_line (start -3.5 3.5) (end 3.5 3.5) (layer F.Fab) (width 0.1))
(fp_line (start -3.5 3.5) (end -3.5 -3.5) (layer F.Fab) (width 0.1))
(fp_text user "PRESS-FIT TECH." (at 0.008 -4.8) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.2)))
)
(fp_text user "diam. 1.45mm" (at -0.18 -1.349) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.2)))
)
(fp_text user "+0.075 -0.025" (at -0.292 1.125) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.2)))
)
(pad 1 thru_hole circle (at 0 0) (size 3.9 3.9) (drill 3.1) (layers *.Cu *.Mask))
(pad 1 thru_hole circle (at -2.54 -2.54) (size 2.15 2.15) (drill 1.45) (layers *.Cu *.Mask))
(pad 1 thru_hole circle (at 0 -2.54) (size 2.15 2.15) (drill 1.45) (layers *.Cu *.Mask))
(pad 1 thru_hole circle (at 2.54 -2.54) (size 2.15 2.15) (drill 1.45) (layers *.Cu *.Mask))
(pad 1 thru_hole circle (at -2.54 2.54) (size 2.15 2.15) (drill 1.45) (layers *.Cu *.Mask))
(pad 1 thru_hole circle (at 0 2.54) (size 2.15 2.15) (drill 1.45) (layers *.Cu *.Mask))
(pad 1 thru_hole circle (at 2.54 2.54) (size 2.15 2.15) (drill 1.45) (layers *.Cu *.Mask))
(model WURTH_7461057.stp
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
update=10.02.2022 16:55:03
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
[schematic_editor]
version=1
PageLayoutDescrFile=G:/Applications/KiCad/Templates/CERN_OHL_v1-2.kicad_wks
PlotDirectoryName=
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=
SpiceAjustPassiveValues=0
LabSize=50
ERC_TestSimilarLabels=1
[pcbnew]
version=1
PageLayoutDescrFile=G:/Applications/KiCad/Templates/CERN_OHL_v1-2.kicad_wks
LastNetListRead=
CopperLayerCount=12
BoardThickness=4
AllowMicroVias=0
AllowBlindVias=0
RequireCourtyardDefinitions=0
ProhibitOverlappingCourtyards=1
MinTrackWidth=0.09999999999999999
MinViaDiameter=0.4
MinViaDrill=0.2
MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25
TrackWidth1=0.102
TrackWidth2=0.15
ViaDiameter1=0.75
ViaDrill1=0.5
dPairWidth1=0.102
dPairGap1=0.127
dPairViaGap1=0.25
dPairWidth2=0.102
dPairGap2=0.127
dPairViaGap2=0.127
dPairWidth3=0.12
dPairGap3=0.15
dPairViaGap3=0.15
dPairWidth4=0.15
dPairGap4=0.102
dPairViaGap4=0.102
SilkLineWidth=0.15
SilkTextSizeV=0.7
SilkTextSizeH=0.7
SilkTextSizeThickness=0.15
SilkTextItalic=0
SilkTextUpright=1
CopperLineWidth=0.2
CopperTextSizeV=1.5
CopperTextSizeH=1.5
CopperTextThickness=0.3
CopperTextItalic=0
CopperTextUpright=1
EdgeCutLineWidth=0.09999999999999999
CourtyardLineWidth=0.05
OthersLineWidth=0.15
OthersTextSizeV=1
OthersTextSizeH=1
OthersTextSizeThickness=0.15
OthersTextItalic=0
OthersTextUpright=1
SolderMaskClearance=0
SolderMaskMinWidth=0
SolderPasteClearance=0
SolderPasteRatio=-0
[pcbnew/Layer.F.Cu]
Name=F.Cu
Type=0
Enabled=1
[pcbnew/Layer.In1.Cu]
Name=L2.Cu
Type=0
Enabled=1
[pcbnew/Layer.In2.Cu]
Name=L3GND.Cu
Type=0
Enabled=1
[pcbnew/Layer.In3.Cu]
Name=L4.Cu
Type=0
Enabled=1
[pcbnew/Layer.In4.Cu]
Name=L5GND.Cu
Type=0
Enabled=1
[pcbnew/Layer.In5.Cu]
Name=L6.Cu
Type=0
Enabled=1
[pcbnew/Layer.In6.Cu]
Name=L7GND.Cu
Type=0
Enabled=1
[pcbnew/Layer.In7.Cu]
Name=L8.Cu
Type=0
Enabled=1
[pcbnew/Layer.In8.Cu]
Name=L9GND.Cu
Type=0
Enabled=1
[pcbnew/Layer.In9.Cu]
Name=L10.Cu
Type=0
Enabled=1
[pcbnew/Layer.In10.Cu]
Name=L11GND.Cu
Type=0
Enabled=1
[pcbnew/Layer.In11.Cu]
Name=In11.Cu
Type=0
Enabled=0
[pcbnew/Layer.In12.Cu]
Name=In12.Cu
Type=0
Enabled=0
[pcbnew/Layer.In13.Cu]
Name=In13.Cu
Type=0
Enabled=0
[pcbnew/Layer.In14.Cu]
Name=In14.Cu
Type=0
Enabled=0
[pcbnew/Layer.In15.Cu]
Name=In15.Cu
Type=0
Enabled=0
[pcbnew/Layer.In16.Cu]
Name=In16.Cu
Type=0
Enabled=0
[pcbnew/Layer.In17.Cu]
Name=In17.Cu
Type=0
Enabled=0
[pcbnew/Layer.In18.Cu]
Name=In18.Cu
Type=0
Enabled=0
[pcbnew/Layer.In19.Cu]
Name=In19.Cu
Type=0
Enabled=0
[pcbnew/Layer.In20.Cu]
Name=In20.Cu
Type=0
Enabled=0
[pcbnew/Layer.In21.Cu]
Name=In21.Cu
Type=0
Enabled=0
[pcbnew/Layer.In22.Cu]
Name=In22.Cu
Type=0
Enabled=0
[pcbnew/Layer.In23.Cu]
Name=In23.Cu
Type=0
Enabled=0
[pcbnew/Layer.In24.Cu]
Name=In24.Cu
Type=0
Enabled=0
[pcbnew/Layer.In25.Cu]
Name=In25.Cu
Type=0
Enabled=0
[pcbnew/Layer.In26.Cu]
Name=In26.Cu
Type=0
Enabled=0
[pcbnew/Layer.In27.Cu]
Name=In27.Cu
Type=0
Enabled=0
[pcbnew/Layer.In28.Cu]
Name=In28.Cu
Type=0
Enabled=0
[pcbnew/Layer.In29.Cu]
Name=In29.Cu
Type=0
Enabled=0
[pcbnew/Layer.In30.Cu]
Name=In30.Cu
Type=0
Enabled=0
[pcbnew/Layer.B.Cu]
Name=B.Cu
Type=0
Enabled=1
[pcbnew/Layer.B.Adhes]
Enabled=1
[pcbnew/Layer.F.Adhes]
Enabled=1
[pcbnew/Layer.B.Paste]
Enabled=1
[pcbnew/Layer.F.Paste]
Enabled=1
[pcbnew/Layer.B.SilkS]
Enabled=1
[pcbnew/Layer.F.SilkS]
Enabled=1
[pcbnew/Layer.B.Mask]
Enabled=1
[pcbnew/Layer.F.Mask]
Enabled=1
[pcbnew/Layer.Dwgs.User]
Enabled=1
[pcbnew/Layer.Cmts.User]
Enabled=1
[pcbnew/Layer.Eco1.User]
Enabled=1
[pcbnew/Layer.Eco2.User]
Enabled=1
[pcbnew/Layer.Edge.Cuts]
Enabled=1
[pcbnew/Layer.Margin]
Enabled=1
[pcbnew/Layer.B.CrtYd]
Enabled=1
[pcbnew/Layer.F.CrtYd]
Enabled=1
[pcbnew/Layer.B.Fab]
Enabled=1
[pcbnew/Layer.F.Fab]
Enabled=1
[pcbnew/Layer.Rescue]
Enabled=0
[pcbnew/Netclasses]
[pcbnew/Netclasses/Default]
Name=Default
Clearance=0.102
TrackWidth=0.102
ViaDiameter=0.75
ViaDrill=0.5
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.102
dPairGap=0.127
dPairViaGap=0.25
[pcbnew/Netclasses/1]
Name=CLK_diff
Clearance=0.102
TrackWidth=0.102
ViaDiameter=0.75
ViaDrill=0.5
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.102
dPairGap=0.127
dPairViaGap=0.25
[pcbnew/Netclasses/2]
Name=Diff
Clearance=0.102
TrackWidth=0.102
ViaDiameter=0.75
ViaDrill=0.5
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.102
dPairGap=0.127
dPairViaGap=0.25
[pcbnew/Netclasses/3]
Name=MGT
Clearance=0.4
TrackWidth=0.25
ViaDiameter=0.75
ViaDrill=0.5
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.15
dPairGap=0.102
dPairViaGap=0.25
[pcbnew/Netclasses/4]
Name=high_curr
Clearance=0.102
TrackWidth=0.102
ViaDiameter=0.75
ViaDrill=0.5
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.102
dPairGap=0.127
dPairViaGap=0.25
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
update=22/05/2015 07:44:53
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
G04 #@! TF.GenerationSoftware,KiCad,Pcbnew,(5.1.6)-1*
G04 #@! TF.CreationDate,2020-06-26T17:43:31+02:00*
G04 #@! TF.ProjectId,EDA-04211-V1-0,4544412d-3034-4323-9131-2d56312d302e,rev?*
G04 #@! TF.SameCoordinates,Original*
G04 #@! TF.FileFunction,Profile,NP*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (5.1.6)-1) date 2020-06-26 17:43:31*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 #@! TA.AperFunction,Profile*
%ADD10C,0.100000*%
G04 #@! TD*
G04 APERTURE END LIST*
D10*
X22860000Y-29200000D02*
G75*
G02*
X24060000Y-28000000I1200000J0D01*
G01*
X24060000Y-156500000D02*
G75*
G02*
X22860000Y-155300000I0J1200000D01*
G01*
X342900000Y-155300000D02*
G75*
G02*
X341700000Y-156500000I-1200000J0D01*
G01*
X341700000Y-28000000D02*
G75*
G02*
X342900000Y-29200000I0J-1200000D01*
G01*
X342900000Y-29200000D02*
X342900000Y-155300000D01*
X22860000Y-155300000D02*
X22860000Y-153500000D01*
X341700000Y-156500000D02*
X24060000Y-156500000D01*
X24060000Y-28000000D02*
X341700000Y-28000000D01*
X22860000Y-31000000D02*
X22860000Y-29200000D01*
X22860000Y-31000000D02*
X22860000Y-153500000D01*
M02*
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
M48
; DRILL file {KiCad (5.1.6)-1} date 06/26/20 19:32:55
; FORMAT={2:4/ absolute / inch / keep zeros}
; #@! TF.CreationDate,2020-06-26T19:32:55+02:00
; #@! TF.GenerationSoftware,Kicad,Pcbnew,(5.1.6)-1
; #@! TF.FileFunction,NonPlated,1,12,NPTH
FMAT,2
INCH
T1C0.1063
%
G90
G05
T1
X036000Y-012205
X012000Y-012205
X060000Y-012205
X048000Y-012205
X072000Y-012205
X132000Y-012205
X108000Y-060433
X096000Y-060433
X120000Y-060433
X084000Y-012205
X072000Y-060433
X120000Y-012205
X108000Y-012205
X084000Y-060433
X048000Y-060433
X024000Y-012205
X060000Y-060433
X024000Y-060433
X036000Y-060433
X132000Y-060433
X012000Y-060433
X096000Y-012205
T0
M30
This diff is collapsed.
Drill report for S:/billerea/Kicad/EDA-04211-V1-0/EDA-04211-V1-0.kicad_pcb
Created on 26/06/2020 19:33:01
Copper Layer Stackup:
=============================================================
L1 : F.Cu front
L2 : L2.Cu in1
L3 : L3GND.Cu in2
L4 : L4.Cu in3
L5 : L5GND.Cu in4
L6 : L6.Cu in5
L7 : L7GND.Cu in6
L8 : L8.Cu in7
L9 : L9GND.Cu in8
L10: L10.Cu in9
L11: L11GND.Cu in10
L12: B.Cu back
Drill file 'EDA-04211-V1-0-PTH.drl' contains
plated through holes:
=============================================================
T1 0,50mm 0,020" (3720 holes)
T2 1,00mm 0,039" (24 holes)
T3 1,45mm 0,057" (42 holes)
T4 2,50mm 0,098" (34 holes)
T5 2,70mm 0,106" (4 holes)
T6 3,10mm 0,122" (7 holes)
Total plated holes count 3831
Drill file 'EDA-04211-V1-0-NPTH.drl' contains
unplated through holes:
=============================================================
T1 2,70mm 0,106" (22 holes)
Total unplated holes count 22
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
G04 #@! TF.GenerationSoftware,KiCad,Pcbnew,(5.1.6)-1*
G04 #@! TF.CreationDate,2020-06-26T17:43:31+02:00*
G04 #@! TF.ProjectId,EDA-04211-V1-0,4544412d-3034-4323-9131-2d56312d302e,rev?*
G04 #@! TF.SameCoordinates,Original*
G04 #@! TF.FileFunction,Profile,NP*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (5.1.6)-1) date 2020-06-26 17:43:31*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 #@! TA.AperFunction,Profile*
%ADD10C,0.100000*%
G04 #@! TD*
G04 APERTURE END LIST*
D10*
X22860000Y-29200000D02*
G75*
G02*
X24060000Y-28000000I1200000J0D01*
G01*
X24060000Y-156500000D02*
G75*
G02*
X22860000Y-155300000I0J1200000D01*
G01*
X342900000Y-155300000D02*
G75*
G02*
X341700000Y-156500000I-1200000J0D01*
G01*
X341700000Y-28000000D02*
G75*
G02*
X342900000Y-29200000I0J-1200000D01*
G01*
X342900000Y-29200000D02*
X342900000Y-155300000D01*
X22860000Y-155300000D02*
X22860000Y-153500000D01*
X341700000Y-156500000D02*
X24060000Y-156500000D01*
X24060000Y-28000000D02*
X341700000Y-28000000D01*
X22860000Y-31000000D02*
X22860000Y-29200000D01*
X22860000Y-31000000D02*
X22860000Y-153500000D01*
M02*
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
M48
; DRILL file {KiCad (5.1.6)-1} date 06/26/20 19:32:55
; FORMAT={2:4/ absolute / inch / keep zeros}
; #@! TF.CreationDate,2020-06-26T19:32:55+02:00
; #@! TF.GenerationSoftware,Kicad,Pcbnew,(5.1.6)-1
; #@! TF.FileFunction,NonPlated,1,12,NPTH
FMAT,2
INCH
T1C0.1063
%
G90
G05
T1
X036000Y-012205
X012000Y-012205
X060000Y-012205
X048000Y-012205
X072000Y-012205
X132000Y-012205
X108000Y-060433
X096000Y-060433
X120000Y-060433
X084000Y-012205
X072000Y-060433
X120000Y-012205
X108000Y-012205
X084000Y-060433
X048000Y-060433
X024000Y-012205
X060000Y-060433
X024000Y-060433
X036000Y-060433
X132000Y-060433
X012000Y-060433
X096000Y-012205
T0
M30
This diff is collapsed.
Drill report for S:/billerea/Kicad/EDA-04211-V1-0/EDA-04211-V1-0.kicad_pcb
Created on 26/06/2020 19:33:01
Copper Layer Stackup:
=============================================================
L1 : F.Cu front
L2 : L2.Cu in1
L3 : L3GND.Cu in2
L4 : L4.Cu in3
L5 : L5GND.Cu in4
L6 : L6.Cu in5
L7 : L7GND.Cu in6
L8 : L8.Cu in7
L9 : L9GND.Cu in8
L10: L10.Cu in9
L11: L11GND.Cu in10
L12: B.Cu back
Drill file 'EDA-04211-V1-0-PTH.drl' contains
plated through holes:
=============================================================
T1 0,50mm 0,020" (3720 holes)
T2 1,00mm 0,039" (24 holes)
T3 1,45mm 0,057" (42 holes)
T4 2,50mm 0,098" (34 holes)
T5 2,70mm 0,106" (4 holes)
T6 3,10mm 0,122" (7 holes)
Total plated holes count 3831
Drill file 'EDA-04211-V1-0-NPTH.drl' contains
unplated through holes:
=============================================================
T1 2,70mm 0,106" (22 holes)
Total unplated holes count 22
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
(module "Capacitors SMD:CAPC1005X55N" (layer F.Cu) (tedit 5CAC9F75)
(descr "Chip Capacitor, Body 1.0x0.55mm, IPC Medium Density")
(fp_text reference C1 (at -1.7272 0.187 180) (layer F.SilkS)
(effects (font (size 0.7 0.7) (thickness 0.15)))
)
(fp_text value CC0402_10NF_16V_10%_X7R (at 0 1.526 180) (layer F.Fab) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -0.9 0.45) (end -0.9 -0.45) (layer F.Fab) (width 0.1))
(fp_line (start -0.9 -0.45) (end 0.9 -0.45) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 0.45) (end 0.9 -0.45) (layer F.Fab) (width 0.1))
(fp_line (start -0.9 0.45) (end 0.9 0.45) (layer F.Fab) (width 0.1))
(fp_line (start -0.5 0) (end 0.5 0) (layer F.Fab) (width 0.05))
(fp_line (start 0 0.5) (end 0 -0.5) (layer F.Fab) (width 0.05))
(fp_line (start -0.91 0.46) (end -0.91 -0.46) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.91 -0.46) (end 0.91 -0.46) (layer F.CrtYd) (width 0.05))
(fp_line (start 0.91 0.46) (end 0.91 -0.46) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.91 0.46) (end 0.91 0.46) (layer F.CrtYd) (width 0.05))
(pad 1 smd rect (at -0.45 0) (size 0.62 0.62) (layers F.Cu F.Paste F.Mask)
(solder_mask_margin 0.102))
(pad 2 smd rect (at 0.45 0) (size 0.62 0.62) (layers F.Cu F.Paste F.Mask)
(solder_mask_margin 0.102))
(model CAPC1005X55N.stp
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
(model ${CERN}/CAPC1005X55N.stp
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
(module "Fasteners & Fixings:EDA-04126-V1-0" (layer F.Cu) (tedit 0)
(descr "PICMG CompactPCI Serial Backplane Guide Element")
(fp_text reference DNP (at 0 -4.701) (layer F.SilkS) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value EDA-04126-V1-0 (at 0 4.844) (layer F.Fab) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_circle (center -5.08 0) (end -3.83 0) (layer Cmts.User) (width 0.05))
(fp_circle (center -5.08 0) (end -3.48 0) (layer Cmts.User) (width 0.05))
(fp_circle (center 5.08 0) (end 6.33 0) (layer Cmts.User) (width 0.05))
(fp_circle (center 5.08 0) (end 6.68 0) (layer Cmts.User) (width 0.05))
(fp_line (start 0 0) (end 0 -0.5) (layer Cmts.User) (width 0.05))
(fp_line (start 0 0.5) (end 0 0) (layer Cmts.User) (width 0.05))
(fp_line (start -0.5 0) (end 0 0) (layer Cmts.User) (width 0.05))
(fp_line (start 0 0) (end 0.5 0) (layer Cmts.User) (width 0.05))
(fp_line (start -5.08 0) (end -5.08 -0.5) (layer Cmts.User) (width 0.05))
(fp_line (start -5.08 0.5) (end -5.08 0) (layer Cmts.User) (width 0.05))
(fp_line (start -5.58 0) (end -5.08 0) (layer Cmts.User) (width 0.05))
(fp_line (start -5.08 0) (end -4.58 0) (layer Cmts.User) (width 0.05))
(fp_line (start 5.08 0) (end 5.08 -0.5) (layer Cmts.User) (width 0.05))
(fp_line (start 5.08 0.5) (end 5.08 0) (layer Cmts.User) (width 0.05))
(fp_line (start 4.58 0) (end 5.08 0) (layer Cmts.User) (width 0.05))
(fp_line (start 5.08 0) (end 5.58 0) (layer Cmts.User) (width 0.05))
(fp_line (start 10.16 0) (end 10.16 -0.5) (layer Cmts.User) (width 0.05))
(fp_line (start 10.16 0.5) (end 10.16 0) (layer Cmts.User) (width 0.05))
(fp_line (start 9.66 0) (end 10.16 0) (layer Cmts.User) (width 0.05))
(fp_line (start 10.16 0) (end 10.66 0) (layer Cmts.User) (width 0.05))
(fp_line (start -7.46 1) (end -6.754 1) (layer F.SilkS) (width 0.2))
(fp_line (start 12.54 1) (end 12.54 -1) (layer F.SilkS) (width 0.2))
(fp_line (start 11.834 -1) (end 12.54 -1) (layer F.SilkS) (width 0.2))
(fp_line (start -7.46 1) (end -7.46 -1) (layer F.SilkS) (width 0.2))
(fp_line (start -6.8 1) (end -6.8 0.919) (layer F.SilkS) (width 0.2))
(fp_line (start -1.9 -0.439) (end -1.9 -1) (layer F.SilkS) (width 0.2))
(fp_line (start 6.98 1) (end 6.98 0.439) (layer F.SilkS) (width 0.2))
(fp_line (start 11.88 -0.919) (end 11.88 -1) (layer F.SilkS) (width 0.2))
(fp_line (start 8.48 1) (end 8.48 0.99) (layer F.SilkS) (width 0.2))
(fp_line (start -3.4 1) (end -3.4 0.99) (layer F.SilkS) (width 0.2))
(fp_line (start 11.88 1) (end 11.88 0.919) (layer F.SilkS) (width 0.2))
(fp_line (start 8.48 -0.99) (end 8.48 -1) (layer F.SilkS) (width 0.2))
(fp_line (start 6.98 -0.439) (end 6.98 -1) (layer F.SilkS) (width 0.2))
(fp_line (start -3.406 -1) (end -1.674 -1) (layer F.SilkS) (width 0.2))
(fp_line (start -1.9 1) (end -1.9 0.439) (layer F.SilkS) (width 0.2))
(fp_line (start 1.674 1) (end 3.406 1) (layer F.SilkS) (width 0.2))
(fp_line (start 6.754 1) (end 8.486 1) (layer F.SilkS) (width 0.2))
(fp_line (start 1.674 -1) (end 3.406 -1) (layer F.SilkS) (width 0.2))
(fp_line (start 6.754 -1) (end 8.486 -1) (layer F.SilkS) (width 0.2))
(fp_line (start 11.834 1) (end 12.54 1) (layer F.SilkS) (width 0.2))
(fp_line (start -3.406 1) (end -1.674 1) (layer F.SilkS) (width 0.2))
(fp_line (start -6.8 -0.919) (end -6.8 -1) (layer F.SilkS) (width 0.2))
(fp_line (start -7.46 -1) (end -6.754 -1) (layer F.SilkS) (width 0.2))
(fp_line (start -3.4 -0.99) (end -3.4 -1) (layer F.SilkS) (width 0.2))
(fp_line (start -7.46 1) (end 12.54 1) (layer F.Fab) (width 0.1))
(fp_line (start 12.54 1) (end 12.54 -1) (layer F.Fab) (width 0.1))
(fp_line (start -7.46 -1) (end 12.54 -1) (layer F.Fab) (width 0.1))
(fp_line (start -7.46 1) (end -7.46 -1) (layer F.Fab) (width 0.1))
(fp_line (start -6.8 1) (end -6.8 -1) (layer F.Fab) (width 0.1))
(fp_line (start -1.9 1) (end -1.9 -1) (layer F.Fab) (width 0.1))
(fp_line (start 6.98 1) (end 6.98 -1) (layer F.Fab) (width 0.1))
(fp_line (start 11.88 1) (end 11.88 -1) (layer F.Fab) (width 0.1))
(fp_line (start 8.48 1) (end 8.48 -1) (layer F.Fab) (width 0.1))
(fp_line (start 10.38 1) (end 10.38 -1) (layer F.Fab) (width 0.1))
(fp_line (start -5.3 1) (end -5.3 -1) (layer F.Fab) (width 0.1))
(fp_line (start -3.4 1) (end -3.4 -1) (layer F.Fab) (width 0.1))
(fp_line (start 13 2) (end 13 -2) (layer F.Fab) (width 0.1))
(fp_line (start -8 2) (end 13 2) (layer F.Fab) (width 0.1))
(fp_line (start -8 2) (end -8 -2) (layer F.Fab) (width 0.1))
(fp_line (start -8 -2) (end 13 -2) (layer F.Fab) (width 0.1))
(fp_text user "PRESS-FIT TECH." (at 2.808 -3) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.2)))
)
(fp_text user "diam. 2.5mm +/-0.05" (at 2.453 3.048) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.2)))
)
(pad 1 thru_hole circle (at -5.08 0) (size 3.2 3.2) (drill 2.5) (layers *.Cu *.Mask))
(pad 2 thru_hole circle (at 5.08 0) (size 3.2 3.2) (drill 2.5) (layers *.Cu *.Mask))
(model EDA-04126-V1-0.stp
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
(module Pads:FIDUCIAL_TOP_S100-200 (layer F.Cu) (tedit 0)
(descr "Square Fiducial Target, Top Layer, 1.0mm, Top Solder 2.0mm, Keepout =2.0mm")
(attr smd)
(fp_text reference FTG1 (at 0 -2.415) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value FIDUCIAL_TARGET_C100-200 (at 0 2.415) (layer F.Fab) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(pad 1 smd rect (at 0 0 225) (size 1 1) (layers F.Cu F.Paste F.Mask)
(solder_mask_margin 0.5) (solder_paste_margin -0.51))
)
This diff is collapsed.
(module Pads:MTG270_500 (layer F.Cu) (tedit 5E1C4B9E)
(descr "Plated Through Hole: Hole Dia.=2.7mm Pad Dia.=5.0mm")
(fp_text reference B1 (at 0 -3.602) (layer F.SilkS) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value PLATED_HOLE2.7_PAD5.0 (at 0 3.602) (layer F.Fab) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(pad "" np_thru_hole circle (at 0 0) (size 2.7 2.7) (drill 2.7) (layers *.Cu *.Mask)
(clearance 3))
)
(module NetTie:NetTie-2_SMD_Pad0.5mm (layer F.Cu) (tedit 5A1CF6D3)
(descr "Net tie, 2 pin, 0.5mm square SMD pads")
(tags "net tie")
(attr virtual)
(fp_text reference NT1 (at -2.42824 -0.17622 180) (layer F.SilkS) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value Net-Tie_2 (at 0 1.2 180) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_poly (pts (xy -0.5 -0.25) (xy 0.5 -0.25) (xy 0.5 0.25) (xy -0.5 0.25)) (layer F.Cu) (width 0))
(fp_line (start 1 -0.5) (end -1 -0.5) (layer F.CrtYd) (width 0.05))
(fp_line (start 1 0.5) (end 1 -0.5) (layer F.CrtYd) (width 0.05))
(fp_line (start -1 0.5) (end 1 0.5) (layer F.CrtYd) (width 0.05))
(fp_line (start -1 -0.5) (end -1 0.5) (layer F.CrtYd) (width 0.05))
(pad 1 smd circle (at -0.5 0) (size 0.5 0.5) (layers F.Cu))
(pad 2 smd circle (at 0.5 0) (size 0.5 0.5) (layers F.Cu))
)
(module "Resistors SMD:RESC1005X40N" (layer F.Cu) (tedit 0)
(descr "Chip Resistor, EIA 0402, Metric 1005, Body 1.0x0.5mm, IPC Medium Density")
(attr smd)
(fp_text reference R1 (at -1.7018 0.0092 180) (layer F.SilkS)
(effects (font (size 0.7 0.7) (thickness 0.15)))
)
(fp_text value R0402_1K_1%_0.0625W_100PPM (at 0 1.526 180) (layer F.Fab) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_circle (center 0 0) (end 0.35 0) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.5 0.25) (end -0.5 -0.25) (layer F.Fab) (width 0.1))
(fp_line (start -0.5 -0.25) (end 0.5 -0.25) (layer F.Fab) (width 0.1))
(fp_line (start 0.5 0.25) (end 0.5 -0.25) (layer F.Fab) (width 0.1))
(fp_line (start -0.5 0.25) (end 0.5 0.25) (layer F.Fab) (width 0.1))
(fp_line (start -0.5 0) (end 0.5 0) (layer F.CrtYd) (width 0.05))
(fp_line (start 0 0.5) (end 0 -0.5) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.91 0.46) (end -0.91 -0.46) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.91 -0.46) (end 0.91 -0.46) (layer F.CrtYd) (width 0.05))
(fp_line (start 0.91 0.46) (end 0.91 -0.46) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.91 0.46) (end 0.91 0.46) (layer F.CrtYd) (width 0.05))
(pad 2 smd rect (at 0.47 0 90) (size 0.62 0.58) (layers F.Cu F.Paste F.Mask))
(pad 1 smd rect (at -0.47 0 90) (size 0.62 0.58) (layers F.Cu F.Paste F.Mask))
(model RESC1005X40N.stp
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
This diff is collapsed.
This diff is collapsed.
(module "Fasteners & Fixings:WURTH_7461057" (layer F.Cu) (tedit 0)
(descr "7x7x6mm REDCUBE Press-Fit with Internsl Threaded Hole M3,Two Rows Pin-Plate WP-BUTR")
(fp_text reference BUSH1 (at 0 -11.601) (layer F.SilkS) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value WURTH_7461057 (at 0 11.601) (layer F.Fab) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_circle (center 0 0) (end 3.5 0) (layer F.Fab) (width 0.1))
(fp_circle (center 0 0) (end 1.559 0) (layer F.Fab) (width 0.1))
(fp_circle (center 0 0) (end 1.229 0) (layer F.Fab) (width 0.1))
(fp_line (start -4 4) (end -4 -4) (layer F.Fab) (width 0.1))
(fp_line (start -4 -4) (end 4 -4) (layer F.Fab) (width 0.1))
(fp_line (start -4 4) (end 4 4) (layer F.Fab) (width 0.1))
(fp_line (start 4 4) (end 4 -4) (layer F.Fab) (width 0.1))
(fp_line (start -2.54 -2.54) (end -2.04 -2.54) (layer Cmts.User) (width 0.1))
(fp_line (start -3.04 -2.54) (end -2.54 -2.54) (layer Cmts.User) (width 0.1))
(fp_line (start -2.54 -2.04) (end -2.54 -2.54) (layer Cmts.User) (width 0.1))
(fp_line (start -2.54 -2.54) (end -2.54 -3.04) (layer Cmts.User) (width 0.1))
(fp_line (start -2.54 2.54) (end -2.04 2.54) (layer Cmts.User) (width 0.1))
(fp_line (start -3.04 2.54) (end -2.54 2.54) (layer Cmts.User) (width 0.1))
(fp_line (start -2.54 3.04) (end -2.54 2.54) (layer Cmts.User) (width 0.1))
(fp_line (start -2.54 2.54) (end -2.54 2.04) (layer Cmts.User) (width 0.1))
(fp_line (start 2.54 -2.54) (end 3.04 -2.54) (layer Cmts.User) (width 0.1))
(fp_line (start 2.04 -2.54) (end 2.54 -2.54) (layer Cmts.User) (width 0.1))
(fp_line (start 2.54 -2.04) (end 2.54 -2.54) (layer Cmts.User) (width 0.1))
(fp_line (start 2.54 -2.54) (end 2.54 -3.04) (layer Cmts.User) (width 0.1))
(fp_line (start 2.54 2.54) (end 3.04 2.54) (layer Cmts.User) (width 0.1))
(fp_line (start 2.04 2.54) (end 2.54 2.54) (layer Cmts.User) (width 0.1))
(fp_line (start 2.54 3.04) (end 2.54 2.54) (layer Cmts.User) (width 0.1))
(fp_line (start 2.54 2.54) (end 2.54 2.04) (layer Cmts.User) (width 0.1))
(fp_line (start 0 -2.54) (end 0.5 -2.54) (layer Cmts.User) (width 0.1))
(fp_line (start -0.5 -2.54) (end 0 -2.54) (layer Cmts.User) (width 0.1))
(fp_line (start 0 -2.04) (end 0 -2.54) (layer Cmts.User) (width 0.1))
(fp_line (start 0 -2.54) (end 0 -3.04) (layer Cmts.User) (width 0.1))
(fp_line (start 0 2.54) (end 0.5 2.54) (layer Cmts.User) (width 0.1))
(fp_line (start -0.5 2.54) (end 0 2.54) (layer Cmts.User) (width 0.1))
(fp_line (start 0 3.04) (end 0 2.54) (layer Cmts.User) (width 0.1))
(fp_line (start 0 2.54) (end 0 2.04) (layer Cmts.User) (width 0.1))
(fp_line (start 0 0) (end 0.5 0) (layer Cmts.User) (width 0.1))
(fp_line (start 0 0.5) (end 0 0) (layer Cmts.User) (width 0.1))
(fp_line (start 0 0) (end 0 -0.5) (layer Cmts.User) (width 0.1))
(fp_line (start -0.5 0) (end 0 0) (layer Cmts.User) (width 0.1))
(fp_line (start 1.053 -3.5) (end 1.487 -3.5) (layer F.SilkS) (width 0.1))
(fp_line (start -1.487 -3.5) (end -1.053 -3.5) (layer F.SilkS) (width 0.1))
(fp_line (start 3.5 1.487) (end 3.5 -1.487) (layer F.SilkS) (width 0.1))
(fp_line (start 1.053 3.5) (end 1.487 3.5) (layer F.SilkS) (width 0.1))
(fp_line (start -1.487 3.5) (end -1.053 3.5) (layer F.SilkS) (width 0.1))
(fp_line (start -3.5 1.487) (end -3.5 -1.487) (layer F.SilkS) (width 0.1))
(fp_line (start -3.5 3.5) (end -3.5 -3.5) (layer F.Fab) (width 0.1))
(fp_line (start -3.5 3.5) (end 3.5 3.5) (layer F.Fab) (width 0.1))
(fp_line (start 3.5 3.5) (end 3.5 -3.5) (layer F.Fab) (width 0.1))
(fp_line (start -3.5 -3.5) (end 3.5 -3.5) (layer F.Fab) (width 0.1))
(fp_line (start -10.5 -10.5) (end 10.5 -10.5) (layer B.SilkS) (width 0.2))
(fp_line (start 10.5 10.5) (end 10.5 -10.5) (layer B.SilkS) (width 0.2))
(fp_line (start -10.5 10.5) (end -10.5 -10.5) (layer B.SilkS) (width 0.2))
(fp_line (start -10.5 10.5) (end 10.5 10.5) (layer B.SilkS) (width 0.2))
(fp_line (start -10.5 10.5) (end 10.5 10.5) (layer Cmts.User) (width 0.05))
(fp_line (start -10.5 10.5) (end -10.5 -10.5) (layer Cmts.User) (width 0.05))
(fp_line (start 10.5 10.5) (end 10.5 -10.5) (layer Cmts.User) (width 0.05))
(fp_line (start -10.5 -10.5) (end 10.5 -10.5) (layer Cmts.User) (width 0.05))
(fp_text user "+0.075 -0.025" (at -0.292 1.125) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.2)))
)
(fp_text user "diam. 1.45mm" (at -0.18 -1.349) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.2)))
)
(fp_text user "PRESS-FIT TECH." (at 0.008 -4.8) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.2)))
)
(pad 1 thru_hole circle (at 2.54 2.54) (size 2.15 2.15) (drill 1.45) (layers *.Cu *.Mask))
(pad 1 thru_hole circle (at 0 2.54) (size 2.15 2.15) (drill 1.45) (layers *.Cu *.Mask))
(pad 1 thru_hole circle (at -2.54 2.54) (size 2.15 2.15) (drill 1.45) (layers *.Cu *.Mask))
(pad 1 thru_hole circle (at 2.54 -2.54) (size 2.15 2.15) (drill 1.45) (layers *.Cu *.Mask))
(pad 1 thru_hole circle (at 0 -2.54) (size 2.15 2.15) (drill 1.45) (layers *.Cu *.Mask))
(pad 1 thru_hole circle (at -2.54 -2.54) (size 2.15 2.15) (drill 1.45) (layers *.Cu *.Mask))
(pad 1 thru_hole circle (at 0 0) (size 3.9 3.9) (drill 3.1) (layers *.Cu *.Mask))
(model ${CERN}/WURTH_7461057.stp
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
This diff is collapsed.
This diff is collapsed.
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment