Skip to content
GitLab
Explore
Sign in
Projects
FPGA and ARM SoC FMC Carrier FASEC
Repository
fasec
..
system_design_processing_system7_0_0
system_design_processing_system7_0_0.xci
Find file
Blame
History
Permalink
porting Eino's project (thus 2016.4) to Vivado 2018.1, including:
· 490a9cf1
Pieter Van Trappen
authored
Jun 26, 2018
* submodule cores update * wrpc stays the same * set_registers.tcl script ported
490a9cf1