Skip to content
GitLab
Explore
Sign in
Projects
FPGA and ARM SoC FMC Carrier FASEC
Repository
fasec
..
system_design_axi_uartlite_0_0
system_design_axi_uartlite_0_0_board.xdc
Find file
Blame
History
Permalink
output products generated
· fbf1ca09
Pieter Van Trappen
authored
Apr 13, 2017
fbf1ca09
