Skip to content
GitLab
Explore
Sign in
Projects
FPGA and ARM SoC FMC Carrier FASEC
Repository
fasec
FASEC_prototype.hw
FASEC_prototype.lpr
Find file
Blame
History
Permalink
OpenCores I2C master with AXI4-bridge, from cores, added and tested; draft software driver as well
· d1e57cd0
Pieter Van Trappen
authored
Aug 26, 2016
d1e57cd0