Skip to content
GitLab
Explore
Sign in
Projects
FMC ADC 100M 14b 4cha - Gateware
Repository
fmc-adc-100m14b4cha-gw
hdl
testbench
svec_ref_design
Manifest.py
Find file
Blame
History
Permalink
sim: attach ddr3 model to svec_ref_design testbench
· ef48b7ee
Dimitris Lampridis
authored
Dec 13, 2018
ef48b7ee